

The Monolithic Stitched Sensor (MOSS) Prototype for the ALICE ITS3 and First Test Results

Gianluca Aglieri Rinella

On behalf of the ALICE Collaboration

Outline



- 1. Context and motivation
- 2. MOSS Chip
- 3. Test System for MOSS
- 4. Glance at first Test Results

ALICE ITS3 Upgrade



ITS3 ENGINEERING MODEL



~12.5 Gpixels, 10 m² sensitive area 24120 **ALPIDE** Pixel Sensors (CMOS 180 nm)

Replace inner barrels by real half-cylinders of **bent thin** silicon

Minimize **material budget** and **radial distance** from interactions

Improve vertexing and physics yield

Rely on wafer-scale MAPS sensors

← How to design and build these?

5.6 cm

7.5 cm

9.4 cm



~27 cm

ER1 Submission

Aim at learning and proving **stitching**, submitted in December 2022

65 nm CMOS Imaging Technology

Design activities framed within CERN EP R&D WP1.2

Large effort of several teams and institutes

Two wafer scale stitched sensor chips (MOSS, MOST)

Different design approaches for resilience to manufacturing faults





MOSS Monolithic Stitched Sensor Prototype



Primary Objectives

Learn design with stitching to build wafer scale particle detectors

Distribute power and signals on wafer scale chip

Study manufacturing yield and constraints

Study power, leakage, noise, spread

Repeated units abutting on short edges

Repeated Sensor Unit, Endcap Left, Endcap Right

Functionally independent designs

Metal traces cross stitching boundaries for power distribution and long range on-chip control and data transfer

Module integration on wafer scale die for the first time











MOSS - Half Unit



CERN



Power and test half units

Test one by one first and then in parallel from the left endcap

Validate long range transmission of signals

Learn and improve manufacturability

Yield at half unit, block, column/row/pixel level granularity

Study sensing performance with large arrays

64 Power Domains + Substrate107 Supply Nets2192 bonding pads390 Digital I/Os, 480 Analog I/Os





- 1. Context and Motivation
- 2. MOSS Chip
- 3. Test System for MOSS
- 4. First Glance at Test Results

MOSS Test System

MOSS Carrier

Proximity Board

Power regulation and analog services for 5 MOSS half-units

Automation and readout module

Steers the proximity boards Interfaces with MOSS and with the host computer



TWEPP 2023 - Monolithic Stitched Sensor Prototype and First Test Results

MOSS Carrier Board





CUTOUT FOR BEAM TESTS

12 layers PCB, passive board, interconnects and decouplingVery high routing density near chip and connectorsFeatures for placing, aligning and gluing the MOSS chip

Pick, Align, Glue MOSS on Carrier















Wire Bonding MOSS on Carrier





TWEPP 2023 - Monolithic Stitched Sensor Prototype and First Test Results

Outline



- 1. Context and Motivation
- 2. MOSS Chip
- 3. Test System for MOSS
- 4. First Glance at Test Results

Testing Procedures with MOSS on Carriers





TWEPP 2023 - Monolithic Stitched Sensor Prototype and First Test Results

Power Ramp Tests





WAFER 17 Down

AFEK 17 Power Ramp - 36/100=36.00% HUs OK



WAFER 23 Power Ramp - 90/120=75.00% HUs OK



WAFER 24 . Power Ramp - 90/96=93.75% HUs OK

1-TOP	OK										
1-BOT	OK	Full WO35									
2-TOP	OK	95.0% OK									
2-BOT	nOK	OK	95.0% OK								
3-TOP -	n.c.										
3-BOT -	n.c.										
4-TOP	OK	nOK	OK	OK	n.c.	OK	OK	OK	OK	n.c.	81 2% OK
4-BOT	n.c.	OK	nOK	OK	OK	n.c.	OK	OK	nOK	OK	01.270 OK
5-TOP	OK	Eull MOSS									
5-BOT	OK	1 un 10000									
6-TOP	nOK	OK	nOK	OK	00.0% OK						
6-BOT	OK	50.0 % OK									
	RSU1	RSU2	RSU3	RSU4	RSU5	RSU6	RSU7	RSU8	RSU9	RSU10	-

Ramp supplies slowly and monitor currents

OK -> all supplies ramped to full voltage and currents less than compliance limit

Wafer maps reconstructed from power ramps data of MOSS on carriers

Preliminary results. Refining current thresholds, grounding, ramp rates

Wafer to wafer differences

First results with MOST chip consistent with MOSS data

Fully Functional MOSS Units





MOSS Unit passing Power Ramps Test pass Full Powering and Register Scan

Initialization and then read/write all registers Using the I/Os distributed on the long edges

Biasing DAC Scans

Internal bandgaps and DACs are functional Characterizing linearity and spreads





W24 - ANALOG CURRENTS

W24 - DIGITAL CURRENTS

1-TOP	6.0	6.2	6.2	6.3	6.4	6.4	6.3	6.3	6.2	6.1	25
1-BOT	6.4	6.6	6.6	6.7	6.8	6.7	6.7	6.6	6.6	6.6	
2-TOP	6.1	6.2	6.1	6.3	6.3	6.3	6.3	6.3	6.3	7.3	- 20
2-BOT	n.c	6.5	6.6	6.7	6.8	6.7	6.7	6.6	6.6	6.5	
3-TOP	n.c	- 15									
3-BOT	n.c										
4-TOP	n.c										
4-BOT	n.c	- 10									
5-TOP	6.1	6.2	6.2	6.3	6.4	6.5	6.4	6.3	6.2	6.2	
5-BOT	6.5	6.6	6.6	6.7	6.8	6.8	6.7	6.7	6.6	6.6	- 5
6-TOP	n.c	6.5	n.c	6.5	6.5	6.6	6.5	6.5	6.3	6.2	
6-BOT	6.5	6.6	6.7	6.7	6.8	6.8	6.7	6.7	6.7	6.6	
	RSU1	RSU2	RSU3	RSU4	RSU5	RSU6	RSU7	RSU8	RSU9	RSU10	0

TWEPP 2023 - Monolithic Stitched Sensor Prototype and First Test Results

MOSS at Beam Test





1 MOSS on Beam

2 Top Half Units

2 Bottom Half Units

Hit x-coordinate correlation between MOSS and reference ALPIDE telescope

10



Summary



MOSS Monolithic Sensor Chip

Learned methodology, challenges and constraints

MOSS Test System

Complex test system. Developed dedicated hardware and procedures

Know-how on handling and testing wafer scale chips

Testing ongoing

MOSS design is functional

Operation of full MOSS chips achieved

Particles seen in beam tests

Studying powering, yield and wafer to wafer variations Producing knowledge on design and handling of stitched MAPS

Tuesday

121. Validation of the 65 nm TPSCo CMOS imaging technology for the ALICE ITS3 Chiara Ferrero (Universita e INFN T... 0 03/10/2023, 09:20

93. Model and analysis of the data readout architecture for the ITS3 ALICE Inner Tracker System ▲ Manuel Viqueira Rodriguez (Universidad Politec... ② 03/10/2023, 12:00

99. Prototype of a 10.24Gbps Data Serializer and Wireline Transmitter for the readout of the ALICE ITS3 detector. ▲ Arseniy Vitkovskiy (Nikhef National inst..., Dr Arseniy Vitkovskiy (Nikhef (the Dutch N..., Mr Marcel Rossewij (Utrecht University), Vladimir Gromov (Nikhef National inst... ④ 03/10/2023, 13:40

Thursday

26. ALICE ITS3: a bent stitched MAPS-based vertex detector ← ITS3 Overview ▲ Ola Slettevoll Groettvik (CERN) ③ 05/10/2023, 11:20 89. Development of the data transmission architecture of the stitched sensor prototype towards the ALICE ITS3 upgrade ▲ Piotr Andrzei Dorosz (CERN)

© 05/10/2023, 17:40



SPARE SLIDES

TWEPP 2023 - Monolithic Stitched Sensor Prototype and First Test Results

ITS3 Lol Layout and Requirements



3 Cylindrical layers

Made with **6 curved wafer-scale single-die** Monolithic Active Pixel Sensors Radii 18/24/30 mm, length **27 cm** Thinned down to **<50 μm** Position resolution ~5 μm -> Pixels Θ(**20 μm**)

Electro-mechanical integration

- No flexible circuits in the active area
 - -> Distribute supply and transfer data on chip to the short edge

Cooling by air flow

-> Dissipate less than 20 mW/cm² (in sensitive area)

ALICE ITS3 LOI CERN-LHCC-2019-018 / LHCC-I-034



Pb-Pb Interaction Rate	50 kHz
Particle Flux	3.3 MHz/cm ²
Integration time	< 10 µs
TID	<10 kGy
NIEL	1×10 ¹³ 1 MeV n _{eq} cm ⁻²

ER2 Stitched Sensor

Layer 0: 12 x 3 repeated units+endcaps

Layer 1: 12 x 4 repeated units+endcaps

Layer 2: 12 x 5 repeated units+endcaps

Repeated (Stitched) Sensing Unit









MOSS Power Domains and I/Os





MOSS Front-End







"Digital pixel test structures implemented in a 65 nm CMOS process", https://doi.org/10.1016/j.nima.2023.168589

Analog FE Area	60	μm²
Nominal FE Power	30	nW
Analog Power Density	10	mW/cm ²
FHR	<10-2	s ⁻¹ pixel ⁻¹













ER1 Wafers and MOSS testing





Lot of 24 Wafers. Status September 2023



Sequential Power Scans Currents - Wafer 17

RSU1

RSI12

RSUR

RSI14

W17E6 AVDD



					W17E	6 DVDD					
1-TOP	n.c	6.4	13.3	n.c	n.c	n.c	n.c	6.5	6.3	14.8	- 25
1-BOT	6.6	6.7	n.c	7.3	n.c	n.c	n.c	n.c	6.6	9.7	
2-TOP	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	- 20
2-BOT	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	
3-TOP	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	7.0	13.1	- 15
3-BOT	n.c	n.c	n.c	n.c	n.c	n.c	n.c	n.c	16.5	n.c	1.
4-TOP	6.3	13.7	12.6	n.c	n.c	n.c	n.c	6.5	6.4	29.3	
4-BOT	12.9	n.c	22.0	n.c	n.c	n.c	n.c	n.c	16.0	n.c	- 10
5-TOP	7.1	n.c	7.1	n.c	n.c	n.c	n.c	n.c	8.0	n.c	
5-BOT	n.c	7.3	n.c	n.c	n.c	n.c	n.c	25.7	7.2	n.c	- 5
6-TOP	7.7	n.c	55.4	n.c	n.c	n.c	n.c	n.c	6.9	6.8	
6-BOT	7.5	11.2	6.9	n.c	n.c	n.c	n.c	n.c	n.c	7.3	

RSU5 RSU6

RSI17

RSU8

RSU9

RSU10

W17E6 IOVDD

