

Test results of ECON-D and ECON-T, the concentrator ASICs for the HGCAL front-end readout

Cristina Mantilla Suarez, on behalf of the CMS collaboration

TWEPP 2023
October 2nd 2023



ECON team and contributors

The ECON design team

FNAL/LPC: Jyoti Babbar (Panjab), Bhim Bam (Alabama), Davide Braga, Alex Campbell (Alabama), Grace Cummings, Cristinel Gingu, Mike Hammer (Argonne), James Hirschauer, James Hoff, Neha Kharwadkar, Pam Klabbers, Danny Noonan, Paul Rubinov, Alpana Shenai, Cristina Mantilla Suarez, Chinar Syal, Xiaoran Wang, Ralph Wickwire

FESB/Split: Duje Coko

CERN: Gianmario Bergamin, Davide Ceresa, Szymon Kulis, Matteo Lupi, Simone Scarfi'

Baylor: Jon Wilson

Thanks to the lpGBT team

eRX: Di Guo (SMU), Datao Gong (SMU), Jingbo Ye (SMU), Paulo Moreira (CERN)

ePortRxGroup (phaseAligner, ePortRx): Dongxu Yang (SMU), Szymon Kulis (CERN), Datao Gong (SMU), Jingbo Ye (SMU), Paulo Moreira (CERN)


ljCDR (LJCDR and ser640Mto10G24): Jeffrey Prinzie (KUL), Paul Jozef Leroux (KUL), Rui De Oliveira Francisco (CERN), Pedro Leitao (CERN), Szymon Kulis (CERN), Paulo Moreira (CERN)

eTX: Paul Jozef Leroux (KUL), Bram Feas (KUL), Paulo Moreira (CERN)

Thanks to the hls4ml team




Concentrating readout data in the HGICAL front-end readout




Trigger Path Stage	# channels	bits/ch	Compression	Rate	# links*
Raw data	6M	20	×1	5 Pb/s	1M
HGCRROC (hardware)	1M	7	×1	300 Tb/s	60k
Threshold (ECON selection)	1M	7	×7	40 Tb/s	9k

ECON requirements in the front-end




Example: front-end architecture for LD silicon



ECON-T-P1

5.19 x 5.19 mm²



ECON-D-P1

5.315 x 5.315 mm²

Parameter	Specification
ECON-T Latency	$\leq 0.4 \mu\text{s}$
Power Consumption	$\leq 2.5 \text{ mW/channel (each)}$
Voltage range	$1.2 \text{ V} \pm 10\%$
Number of input/outputs	12 inputs, 6-13 outputs @ 1.28 Gbps
Total Ionization Dose	200 Mrad
SEE tolerance	Hadron fluence ($E > 20 \text{ MeV}$) of $1 \times 10^{14} \text{ cm}^{-2}$ *

ECON-T

Reduces # of links by selecting charge data @ 40 MHz



Physics performance of compression algorithms is key!

ECON-D


Zero-suppression, time-analysis of error conditions, data-packet building @ 750kHz

More susceptible to loss of sync (e.g. via SEE)


ECON-T block architecture




ECON-T block architecture




PLL, ePortRxGrp, eTx are taken from lpGBT IP




ECON-D block architecture



Testing Overview



- Focus on results from ECON-D-P1:
 - External IP remains the same as in ECON-T-P1
 - Common blocks are updated and will be used in final ECON-D and -T.
- **Comprehensive bench testing of both chips reveals no major issues**
 - Tested in radiation environment, voltage range and low temperature (-20°C)
 - Tested unpackaged and packaged chips (128 pin LQFP packaging)




Emulator-based testing

Validate main functionality via **data stream comparison**:

- ASIC output compared bit-for-bit in real time to emulator output
- emulator validated against spec. and independent python-based emulation of behavior

Drives inputs to ECON chips (with HGCROC format)

Fast commands, slow control and input clock provided by FPGA



ECON powered at 1.2V with external power supply


Block	Functionality test
I ² C	Write and readback registers
PUSM	PLL locking DLL locking
Fast control ePortRxGrp Aligner	Fast command response Bit alignment Synchronization with HGCROC Stability over time
ECON-T-P1 main functionality	Compression algorithms for many configurations (e.g. # of links)
ECON-D-P1 main functionality	Event packet building L1A response

PLL performance


ECON uses **lpGBTv1 PLL based on LC-tank VCO with adaptations** for ECON's 9-layer metal stack

ECON-D-P1: **Extra AP metal layer** over PLL reduces magnetic flux through VCO's inductor and **increases the frequency of the VCO**


- PLL locking range ~ 41.5-49 MHz (does not lock at 40 MHz)



ECON-T-P1



ECON-D-P1




PLL design for ECON-D-P1 and ECON-T-P1

PLL performance


ECON uses **lpGBTv1 PLL based on LC-tank VCO with adaptations** for ECON's 9-layer metal stack

ECON-D-P1: **Extra AP metal layer** over PLL reduces magnetic flux through VCO's inductor and **increases the frequency of the VCO**


- PLL locking range ~ 41.5-49 MHz (does not lock at 40 MHz)
- Removal of extra layer (e.g. via focused ion beam FIB) recovers locking range (at 40 MHz)




ECON-T-P1



ECON-D-P1



ECON-D-P1 FIB




PLL design for ECON-D-P1 and ECON-T-P1


Phase alignment in ePortRx

- ePortRx: Internal check of PRBS 32-bit word errors as the phase delay setting* changes manually.
 - FPGA-related jitter reduces width of good phase region
 - Similar results obtained for ECON-T-P1 and ECON-D-P1
- **Automatic modes of phase selection** (e.g. continuous phase tracking) **select in the error-free region.**

Wide error-free region





Good automatic phase selection over supply voltage



Data output and jitter measurements


- QC characterization: each eTx routed to the test board via 2 programmable delay lines in the FPGA: scan over output delay settings.
- Test also allows to detect issues in FPGA links in the test system.
- Jitter meets specification requirements (<15 ps)



Eye diagram @ 1.28 Gbps, eTx=1 ECON-D-P1

Cleaner jitter measurement obtained with external reference clock (not FPGA)


Random jitter: ~ 1.3 ps (RMS)



Early QC testing the ECON ASICs

Power consumption @ 1.2 V

Varies with number of output channels,
algorithm (ECON-T), L1A rate (ECON-D)
and buffer occupancy




- ECON-T-P1: Nominal 380 mW, Max 450 mW
- ECON-D-P1: Max 400 mW
- Adheres to specification: < 2.5 mW per channel

Early QC testing the ECON ASICs

Power consumption @ 1.2 V

Varies with number of output channels, algorithm (ECON-T), L1A rate (ECON-D) and buffer occupancy



First QC tests for ECON-T-P1

O(200 packaged parts)

Test	# Failed	Yield
Power draw	0	100%
I ² C Read and write	1	> 99%
PLL locks	3	> 97%
eRx/eTx eye width, test-bench issues*	4-11	91 – 96%


ECON-T-P1 QC test (180 parts)
*characterization in progress

- ECON-T-P1: Nominal 380 mW, Max 450 mW
- ECON-D-P1: Max 400 mW
- Adheres to specification: < 2.5 mW per channel

Early QC testing the ECON ASICs

Power consumption @ 1.2 V

Varies with number of output channels, algorithm (ECON-T), L1A rate (ECON-D) and buffer occupancy



- ECON-T-P1: Nominal 380 mW, Max 450 mW
- ECON-D-P1: Max 400 mW
- Adheres to specification: < 2.5 mW per channel

First QC tests for ECON-T-P1

O(200 packaged parts)


PLL locking range for ECON-D-P1 (non-FIB)

O(100 packaged parts)

Test	# Failed	Yield
Power draw	0	100%
I ² C Read and write	1	> 99%
PLL locks	3	> 97%
eRx/eTx eye width, test-bench issues*	4-11	91 – 96%

ECON-T-P1 QC test (180 parts)

*characterization in progress



Radiation hardness and SEE protection

- 65 nm LP process.
- ECON-D-P1:
 - All blocks (except SRAMs) are fully triplicated (registers, voters, clocks)
 - Use hamming code to protect byte 0 in SRAMs (determines output frame size)
- ECON-T2 and ECON-D2 will have identical periphery and TMR (following ECON-D-P1)

	Total Bytes	TMR	Auto-Correct	ECC
ECON-T-P1				
Data		FF	No	No
I ² C peripheral	675 bytes	FF	Yes*	Yes
I ² C (NN Encoder)	1608 bytes	FF, logic, clock	Yes*	No
ECON-D-P1				
All blocks (except SRAM)		FF, logic, clock	Yes	No
I ² C	8292 bytes	FF, logic, clock	Yes	No


Error-Correction-Codes (ECC) only included for ECON-T-P1

TMRG-based flow for ECON-D-P1




<https://tmrg.web.cern.ch/tmrg/>

Single Event Effect testing



1 ECON-T-P1 tested May 2022



2 ECON-D-P1 tested Aug 2023

2 separate campaigns for ECON-T/ECON-D:

- Beam: 217 MeV **protons**
- HGICAL requirement: $1e14/cm^2$ high energy hadrons
- Observations:
 - No misbehavior requiring reset and no SEU in I²C registers, for both ECON-T and ECON-D.
 - **Set upper limit on cross section of errors requiring reset.**


	Flux (/cm ² /s)	Fluence (/cm ²)	σ_{reset} (cm ² /ECON) 95% CL limit	Period ^{**} _{reset} (min./error) 95% CL limit
HL-LHC expected*	3×10^6	1×10^{14}		
ECON-T-P1 (May. 2022)	5×10^9	4×10^{12}	$< 7.45 \times 10^{-13}$	> 0.8
ECON-D-P1 (2 × Aug. 2023)	3×10^{10}	1×10^{14}	$< 3 \times 10^{-14}$	> 13
		5×10^{13} (per chip)		

* averaged over all HGICAL
 ** for entire HGICAL : 27k ECON-D, 20k ECON-D

Limit on period between errors requiring reset: better for ECON-D-P1 because of larger test fluence.

Single Event Effect testing

- ECON-D-P1: estimated bit error cross section from internal monitoring of TMR counters






Each pre-voted FF will only see 3 errors in the lifetime of HGICAL

Single Event Effect testing



- ECON-D-P1: estimated bit error cross section from internal monitoring of TMR counters

Cross section per bit for pre-voted FF
 $\sim 3 \times 10^{-14} \text{cm}^2/\text{FF}$

Special runs (ZS block)



Special test run **turning off one triplicated clock** (cross section value not meaningful)



Special test run (chip 4) starting from FF values = 0 (different probability of flip 1→0, 0→1)

Each pre-voted FF will only see 3 errors in the lifetime of HGCAL


TID testing

Dose: ~ 9.2 Mrad/hour

Temperature: -20°C

ECON-T-P1 Oct 2022

2 chips irradiated



TID campaigns for ECON-T/ECON-D at CERN ObeliX X-ray:




- HGICAL requirement: 220 Mrad
- TID test: 660 Mrad/chip
- Observations:
 - Good behavior up to 660 Mrad, 1.2V
 - Evidence of small error rate (>450 Mrad for ECON-D-P1), 1.08 V

Evidence of slight degradation of width of good phase window at high TID, as expected

CapBank Selection for PLL as a function of TID (confirms lpGBT result)


ECON-D-P1 Aug 2023

3 chips irradiated (1 with FIB modification)



ECON status summary

- All ECON-T and ECON-D P1 features (tested so far) are functional
- Few bugs found, being fixed for the production run (Nov. 2023)
- Verified functionality of standalone blocks and blocks using the lpGBT IP:
 - PLL issue with extra metal layer: ECON-D-P1 operates at 41-49 MHz.
 - Prototype run with mask respin will provide prototypes with corrected top metal (and good locking range)
- TID and SEE campaigns carried out successfully for both chips.
- Functionality of ECON-T and ECON-D P1 being exercised in HGICAL test systems!





ECON-T-P1 in test system





Mezzanine with ECON-T-P1 and ECON-D-P1 (FIB modified)

Backup

PLL locking range



Clocks and resets block




Digital Power Domain

- Digital power VDD/VSS shared with ECONT core digital domain.

ECON-T-P1 limit

Limit on the period between errors requiring reset



Fluence for each ECON-T

About 50% of ECONs have fluence of 0.02×10^{14}

A few 0.1% of ECONs have fluence of 12×10^{14}

The average fluence is 0.95×10^{14}

The ECONs at the highest fluence will have a potential period of resets that is $\sim 12x$ higher than the average rate

ECON-T-P1: measurements of SEU cross section/bit:
internal monitoring of ECC error counters and data stream.

Single Event Effect testing

- ECON-T-P1: observed SET in serializer :
 - 32-bit shift registers were triplicated but not self-correcting
 - SEE introduced additional signals to begin serializing the 1.28 GHz clock
 - Full re-design of serializer for ECON-T-P2.

