



The hardware platform for ATLAS readout during High Luminosity LHC


TWEPP 2023, Geremeas, Sardinia

Nikolina Ilic on behalf of the TDAQ ATLAS Collaboration

IPP & University of Toronto



UNIVERSITY OF
TORONTO



Outline

- LHC Upgrades
- TDAQ & ATLAS Upgrades
- PHASE II FELIX
 - Hardware Prototyping
 - FLX 182: Built in Self Test
 - FELIX Firmware
 - FELIX Software
- Prototyping & Integration
- Summary


LHC Upgrades

PHASE I Upgrades

- New Small Wheel, Muon Barrel (BIS7/8), LAr Calorimeter Trigger & [FLX 712](#)
- integrated luminosity 450 fb^{-1} , instantaneous luminosity $2 \times 10^{34} \text{ s}^{-1} \text{ cm}^{-2}$, pileup 06

Phase II Upgrades - High-Luminosity LHC


- Inner Tracker, High Granularity Timing Detector (HGTD), New Muon Chambers & [FLX 182](#)
- integrated luminosity 3000 fb^{-1} , instantaneous luminosity $7.5 \times 10^{34} \text{ s}^{-1} \text{ cm}^{-2}$, pileup up 200




TDAQ : Phase I

Front-End Link eXchange (FELIX)


- Custom FPGA-based PCIe card that aggregates custom front-end links and passes it to Software Readout Drivers (SW ROD)
- FELIX distributes the LHC clock/trigger/control information to sub-detector front-ends
- SW ROD builds & aggregates events
- FELIX is generic for all detectors, SW ROD software is specific to sub-detectors





100 FLX 712 cards
up to 48 links, 4.8G and 9.6G
Kintex Ultrascale FPGA
PCIe Gen 3x16 lanes
60 Host Servers
Intel Xeon E5-1660 v4
+30 SW RODs



FELIX removes layer of custom electronics (RODs)



ATLAS Phase II Upgrades





TDAQ: Phase II

FELIX system will be used to readout all sub-detectors, and need to accommodate









- x10 trigger rate (1MHz)
- x20 readout rate (4.6 TB/s)
- Will build on Phase I functionalities

Data Handlers build and aggregate events, communicate with higher level trigger farm

- Will build on SW ROD functionalities














































































ATLAS Sub-detector Protocols

IpGBT	Interlaken	FULL	GBT
 ↑ 10.26Gb  ↓ 2.57 Gb	 ↑ 25.78 Gb  ↓ 9.618 Gb	 ↑ 9.618 Gb  ↓ 9.618 Gb	 ↑ 4.809 Gb  ↓ 4.809 Gb

4 link protocols supported

- IpGBT & GBT - custom ASIC on detector electronics
 - Logical links (e-links) supporting 8b10b, 6b8b, HDLC, TTC 1, Aurora & Endeavour encoding
- FULL (8b10b) and Interlaken
 - Distribution of Timing/trigger/control

ITk Pixel  220  ↑ 4684  ↓ 1564	ITk Strips  76  ↑ 1824  ↓ 1552	LAr LASP  50  ↑ 554  ↓ 554	LAr LASP TTC  16  ↑ 0  ↓ 280	LAr LDPB  6  ↑ 116  ↓ 116	LAr LDPB TTC  2  ↑ 0  ↓ 30
LAr LATS TTC  6  ↑ 0  ↓ 30	LAr LTDB  32  ↑ 620  ↓ 620	L0Calo  8  ↑ 120  ↓ 16	NSW  120  ↑ 2880  ↓ 1728	NSW TP  4  ↑ 96  ↓ 96	RPC Barrel SL  6  ↑ 128  ↓ 32
CTP  1  ↑ 12  ↓ 0	MUCTPI  1  ↑ 8  ↓ 2	MDT TP  64  ↑ 1536  ↓ 64	Global GEP  7  ↑ 50  ↓ 50	Global MUX  4  ↑ 74  ↓ 74	Tile  16  ↑ 288  ↓ 288
TGC Endcap  8  ↑ 192  ↓ 192	HGTD  48  ↑ 1152  ↓ 1152	HGTD Lumi  32  ↑ 768  ↓ 768	BCM'  2  ↑ 12  ↓ 12	LUCID  1  ↑ 4  ↓ 4	ZDC  1  ↑ 9  ↓ 9
AFP  1  ↑ 12  ↓ 12					

Phase II Hardware Prototype

FELIX 182

- FPGA: AMD Versal Prime VM1802
- 16 lane PCIe Gen4 interface (240 Gb/s)
- 4 FireFly transceivers with 3 possible configurations
 - 24 links up to 25 Gb/s
 - 24 links up to 10 Gb/s (CERN-B FireFly)
- One duplex FireFly transceiver with 2 possible configurations with 14 or 25 Gb/s FireFly TRx
 - new protocol for Timing Trigger & Control (LTI)
- Versal Processing system, runs PetaLinux
 - Monitor temperatures & voltages, update flash memory, perform build-in self test (BIST)
- Using Host server for testing, AMD Epyc 9004 CPU, PCIe Gen5

FELIX 155

- AMD Versal Premium VP1552 FPGA, PCIe Gen5x16 interface (482 Gb/s) , up to 48 bidirectional links




FELIX 182: Built in Self Test (BIST)

- Automated self tests allow for
 - Testing the board at the assembly facility
 - Fast board diagnostics and repair
- BIST Uses Versal programming logic, running PetaLinux
- Web application can be used to monitor sensors & peripheral configuration
- Developed in python & provides flexible configurations for support of any board

Testing capabilities:

- Monitor I2C peripherals on the board
- Xilinx chipscope tests (IBERT, PCIe loopback eyescans, DDRMC)
- Linux software tests (DRAM, ethernet, QSPI flash)
- Generate a test report published in database



The screenshot shows a web browser window titled "FLX182 system monitor: LTM4700" with the URL "127.0.0.1:8080/hwmon?class=ltm4700". The page displays the "FLX182 system monitor" interface with a navigation menu for "Peripherals", "Chipscope", and "User-space tools". The main content area shows the "LTM4700" voltage regulator at "/sys/class/hwmon/hwmon0". A table lists sensor data:


Sensor	Voltage [V]	Current [A]	Power [W]	Temperature [deg C]
Die				50.250
Input	12.093	0.684	8.266	
OUT1	0.801	3.707	2.969	42.812
OUT2	0.800	3.070	2.457	42.750

Voltage monitor

Input	Value
gty_avcc_103	0.876 V
gty_avcc_104	0.875 V
gty_avcc_105	0.876 V
gty_avcc_106	0.876 V
gty_avcc_200	0.879 V
gty_avcc_201	0.879 V
gty_avcc_202	0.879 V
gty_avcc_203	0.878 V
gty_avcc_204	0.879 V
gty_avcc_205	0.880 V
gty_avcc_206	0.880 V
gty_avccaux_103	1.499 V
gty_avccaux_104	1.500 V

FELIX 182: Built in Self Test (BIST)

↳ Eyescans



Scheduled scan FireFly 1 (J30, J31) Physical Loopback
Eye scan batch status: Running, scans total: 12, started 2, skipped 0.

Start eye scan

Scan preset

- FireFly 1 (J30, J31) Physical Loopback
- PCIe Near-End PMA Loopback
- PCIe Physical Loopback
- FireFly 1 (J30, J31) Near-End PMA Loopback
- FireFly 1 (J30, J31) Physical Loopback
- FireFly 2 (J27, J27) Near-End PMA Loopback
- FireFly 2 (J27, J27) Physical Loopback
- FireFly 3 (J29) Near-End PMA Loopback
- FireFly 3 (J29) Physical Loopback

Run eye scan

SFP & Firefly report

Name	Type	Temperature [deg C]	Vendor name	Part number	Serial number
FireFly_J27	CERN-B-Y12 Receiver	41.000	SAMTEC	ECUOR12251000513	UA2136014E
FireFly_J28	CERN-B-Y12 Transmitter	61.000	SAMTEC	ECUOT12251000513	UA220600UX
FireFly_J29	SAMTEC FireFly ECUO 25G/28G Transceiver	35.000	Samtec Inc	OTP-200941-01	UA190200K3
FireFly_J30	CERN-B-Y12 Receiver	44.000	SAMTEC	ECUOR12251000513	UA2136012M
FireFly_J31	CERN-B-Y12 Transmitter	45.000	SAMTEC	ECUOT12251000513	UA211205QU

SI53156 report

Device	Output enabled?						Set amplitude? (uncheck for default amplitude)	Amplitude
	0	1	2	3	4	5		
PCIe clk buffer (U37)	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	800 mV


Update all

```

DDRMC Status
-----
Calibration Status: PASS
Overall Health: GOOD
Message: No errors detected during calibration.


-----
Status Registers
-----
DDRMC ISR Table
ddrmc_isr_ce0_ecc0: 0
ddrmc_isr_ce0_ecc1: 0
ddrmc_isr_ce1_ecc0: 0
ddrmc_isr_ce1_ecc1: 0
ddrmc_isr_ch0_data_par: 0
ddrmc_isr_chi_data_par: 0
ddrmc_isr_dc_cmd0_fatal: 0
ddrmc_isr_dc_cmd1_fatal: 0
ddrmc_isr_dram_parity0: 0
ddrmc_isr_dram_parity1: 0
ddrmc_isr_dram_parity_fatal_0: 0
ddrmc_isr_dram_parity_fatal_1: 0
ddrmc_isr_na_cmd: 0
ddrmc_isr_na_cmd0: 0
ddrmc_isr_na_cmd1: 0
ddrmc_isr_na_cmd_fatal: 0
ddrmc_isr_nsu_0: 0
ddrmc_isr_nsu_1: 0
ddrmc_isr_nsu_2: 0
ddrmc_isr_nsu_3: 0
    
```

DDRMC Calibration Report



FELIX 182 Firmware


- Interface for Trigger/Control/Timing for both LTI/TTC
 - LTI distributes the LHC clock/trigger/control information to FELIX
 - FELIX redistributes clock to front-end electronics using GBT, IpGBT or LTI-FE format
 - Some sub-detectors need clock distribution with < 5 ps precision - achieved with additional phase detector (DDMTD) that ensures consistent startup phase determination
- Link Wrapper sends/receives data
- Encoding/Decoding blocks support IpGBT & 25 Gb/s & Interlaken
 - IpGBT e-links support 6b8b, 8b10b, HDLC, Aurora & Endeavour
- Wupper provides interface to PCIe DMA core (2 PCIe endpoints per card)
 - Supports Gen4 & Gen5
 - Internal emulator generates e-link data for testing fw blocks



FELIX Software


- Access to the FELIX hardware controlled via device drivers
- Basic configuration/monitoring (f-tools suite, e-link configuration, felix-monitoring)
- Felix-star readout application
 - Parallel readout of up to 10 DMA buffers per PCIe cards
 - Uses RDMA network technology for high-throughput, low-overhead data transfers
 - Will support TCP/IP for monitoring/slow control traffic
 - A simple API provides network protocol agnostic interface
- Dataflow for Detector Control System has dedicated buffers/threads and uses TCP/IP rather than RDMA

Event-Driven Architecture



Prototyping status & Integration

- Successfully tested the first FLX-182 prototypes
- 10 FELIX 182 prototypes are in production and will be ready in Fall of 2023 for integration/testing with sub-detectors
- Operation with FELIX fw at PCIe Gen4 speeds was verified
- Integration with ATLAS Global Trigger has been successfully tested
- BIST features demonstrated
- FELIX also used in ProtoDUNE SP, NA62, sPHENIX, SPIDR4




Summary

- FELIX for Phase I ATLAS upgrades was installed and commissioned successfully
- FELIX for Phase II ATLAS under development
- Support for FLX-182 firmware and software under development
- Early prototypes tested successfully, more coming in Fall of 2023


Backup

FLX-712 Fw



TTC & BUSY:
Decode trigger data and
recover LHC clock

GBT Wrapper:
Send/receive
GBT Data



Wupper PCIe/
DMA Engine:
Push data to
the memory

**GBT Mode: 24 bi-directional
radiation-hard, GBT links (4.8Gb/s –
3.2Gb/s with error correction)**

**FULL Mode: 12 links, custom
light-weight protocol from
front-end-path (9.6Gb/s)**