

# SYSTEMC FRAMEWORK FOR ARCHITECTURE MODELLING OF ELECTRONIC SYSTEMS IN FUTURE PARTICLE DETECTORS

F. E. BRAMBILLA <u>D. CERESA</u> J. DHALIWAL S. ESPOSITO K. KLOUKINAS X. LLOPART A. PULLI

# CONTEXT



SYNOPSIS OF THE 2021 ECFA DETECTOR RESEARCH AND DEVELOPMENT ROADMAP

by the European Committee for Future Accelerators Detector R&D Roadmap Process Group



ECFA European Committee for Future Accelerators

#### DETECTOR RESEARCH AND DEVELOPMENT THEMES (DRDTs) & DETECTOR COMMUNITY THEMES (DCTs)

DRDT 7.1Advance technologies to deal with greatly increased data density<br/>DRDT 7.2DRDT 7.2Develop technologies for increased intelligence on the detector<br/>DRDT 7.3DRDT 7.3Develop technologies in support of 4D- and 5D-techniques<br/>DRDT 7.4DRDT 7.4Develop novel technologies to cope with extreme environments and<br/>required longevityDRDT 7.5Evaluate and adapt to emerging electronics and data processing<br/>technologies



**EP-R&D**Programme on Technologies for Future Experiments
SUMMARY PROPOSAL 2020 - 2024 CONTINUATION PROPOSAL 2024-2028



→ IC TECHNOLOGY WORK PACKAGE (WP5)

MISSION: DEVELOP INTELLIGENCE ON DETECTOR SOLUTION

# **ELECTRONIC SYSTEM DESIGN FLOW IN HEP**

Limitation of the currently used design flow:

- Based only on a low-abstraction level description of the system (hardware level).
- Architecture exploration is time and resources-heavy
- in multi-chip modules/detector, single chip are optimized separately



# ELECTRONIC SYSTEM LEVEL APPROACH

Develop a high abstraction level description of the system, from front-end to back-end, for:

architecture exploration • Requires a self-contained environment for Virtual prototyping new feature development reference model development Hardware development Architecture exploration **Proposed design flow:** Virtual Hardware Specs. Physics req. Implementation protoyping description Reference Verification environment model Architecture metrics Architecture metrics Implementation metrics (Latency, efficiency,..) (Latency, efficiency,..) (power, speed, area) 4

# PIXESL: AN ELECTRONIC SYSTEM LEVEL PROTOTYPING FRAMEWORK

#### **Open source:**

- The model is based on C++ and
- Performance analysis are based on Python

#### **User-friendly**:

- User and developer roles are separated
- The framework supports architectural and network configurability (structure, memory, arbitration, interconnections)

### **Reusable**:

- Generalized layers and standardized packet transport (TLM)
- A library of layer types, functional components, and packet transport types
- Common integrated metrics analyzer





- Generalized layers and standardized packet transport (TLM) ٠
- A library of layer types, functional components, and packet transport types
- Common integrated metrics analyzer



### PIXESL: AN ELECTRONIC SYSTEM LEVEL PROTOTYPING FRAMEWORK



### PIXESL: AN ELECTRONIC SYSTEM LEVEL PROTOTYPING FRAMEWORK



# LHCB VELO UPGRADE II ARCHITECTURE EXPLORATION

Use the virtual prototyping framework to explore the Velo upgrade architecture:

- Run with real physics event
- Performed by a junior fellow and a master student with no experience in pixel ROC design
- Velopix model development ~ I month (first study case of PixESL)



# LHCB VELO UPGRADE II ARCHITECTURE EXPLORATION

Repeat!

The upgrade aims at a 4D pixel detector.

https://cds.cern.ch/record/2844669/

Main readout challenge:

extreme occupancy (x2 Velopix)

#### Flow:

Model Velopix (VELO upgrade I ROC)

Simulate higher occupancy events

Find bottlenecks

Optimize architecture

**Pixel Matrix** 



**Off-Chip Datalinks** 

## LHCB VELO UPGRADE II SIMULATIONS

	Velopix	Proposed
Pixel	256×256	256×256
SP	128×128	128×128
Regions	64×8	I 28×8
EoC	64 (8 ch.)	128 (16 ch.)





### LHCB VELO UPGRADE II RESULTS



### **ON-CHIP PACKET SORTING FEATURE DEVELOPMENT**

Use a **high-level** description of the system to:

- Provide a self-contained prototyping environment
- Size the parameter of the new feature

Finally, design RTL and run implementation to get the full metrics.



# **ON-CHIP PACKET SORTING**

#### Pixel Matrix



**Problem:** Data-driven readout provides out-of-order packets

#### **Proposed solution:**

**Sort&Bin** module accumulates hit packets over time and groups

them in bins based on event tag

#### Goals:

- Ordered packet readout •
- **Fixed** latency •
- Data reduction (~20 %) •



Out-of-order hit packets

### **ON-CHIP PACKET SORTING DESIGN SPACE EXPLORATION**



SystemC description of the module

The bin size depends on the maximum number of hits (or clusters) per event



Target: Bin size > Max packets per event

### **ON-CHIP PACKET SORTING DESIGN SPACE EXPLORATION**



The number of bin depends on the latency of the readout efficiency and on the target grouping efficiency



### **ON-CHIP PACKET SORTING IMPLEMENTATION**

Sort&Bin RTL developed and verified against the model:

- 64 Bins with 128 packets per bin
- Design based on Dual-Port foundry SRAM



Implemented in 28nm bulk technology

- Close timing at 320 MHz
- Power consumption: ~50 mW
- Area: 3.6 mm<sup>2</sup>

### **ON-CHIP PACKET SORTING IMPLEMENTATION**

Sort&Bin RTL developed and verified against the model:

- 64 Bins with 128 packets per bin
- Design based on Dual-Port foundry SRAM



Implemented in 28nm bulk technology

• Close timing at 320 MHz

Power consumption: ~50 mW

Area: 3.6 mm<sup>2</sup>

Should fit in a pixel ROC periphery and consume less than a 25 Gbps serializer

# SUMMARY

PixESL is a valid tool for high-level modelling and virtual prototyping.

The framework presents an effective and quick approach:

- Workforce: ~I fellow and I student
- Development time: ~3 months
- Modelling of Velopix: ~I month
- Modelling of Sort&Bin:~I week
- Runtime: ~15 BX/s

# **FUTURE OUTLOOK**

#### Development started in March 2023:

- Tool is in an early maturity stage
- More use cases and real applications help us target and review the development.

### Model development is still ongoing:

- Cycle vs Event-based
- Test-bench generation
- Power estimation tool
- Front-end modeling

### The release is expected for Q3-Q4 2024,

but we are open to developer or user direct collaboration.

A few already in the pipeline



# **Thanks**!

DAVIDE.CERESA@CERN.CH