

Topical Workshop on Electronics for Particle Physics





CMS Outer Tracker Phase-2 Upgrade: On-module Powering

G. Blanchot, M. Kovacs, I. Mateos, K. Schleidweiler, P. Szydlik, <u>A. Zografos</u>

04/10/2023

angelos.zografos@cern.ch

The CMS Outer Tracker Phase-2 Upgrade for the HL-LHC



HL-LHC: High Luminosity Large Hadron Collider;



On-module powering requirements



Powering context

Purpose of the powering implementation is to guarantee optimal operation for all the ASICs:

- For the different consumption conditions
- > For all the modules built (>13000)
- For the detector lifetime (~10 years)

While minimizing power consumption



Vtrx+: electro-optical transceiver module SSA,MPA,CBC: Front-end ASICs CIC: Data aggregator ASIC



PS module example

- Circuits must be flexible and \succ require very small tracks/copper separation → small number of thin copper layers
- ASICs have tiny operating voltage range (down to 120mV)

3141





Design and evolution





bPOL12: buck converter switching @2.5MHz in QFN32 bPOL2V5: buck converter switching @4MHz bare die



Early prototyping & design evolution

- **Simulations** guide the individual circuit designs (IR drop, current density)
- 1st PS powering circuit prototype → insufficient performance → re-design and "remote sensing"
- 1V25 seems critical → add more paths for the currents to flow



Simulation of the IR drops on the TOP copper layer on the final PS-POH



Simulation of the 1V25 rail of an early PS-FEH



The 1V25 rail in the last prototype PS modules. The dashed lines represent addition of 1V25 distribution compared to original design



Validation and final powering strategy





*V*_{out} = minimum SSA oper. voltage + *V*_{drop} + *safety*











Example source: bPOL2V5

Some effects on output voltage have a rather complicated form and have time, location in detector and other dependencies. Others, not even known apart from their limits (e.g. resistors) \rightarrow How to deal with this?

First possible solution: "worst" case for everything: e.g. minimum/maximum expected output voltage will occur when we have:

- \rightarrow worst case TID effect
- → worst case bPOL2V5 trimming
- \rightarrow worst case resistors
- \rightarrow worst case temperature





P.D.F: Probability density function



Effects on the load











Effects on the load: an example

Prototype module data: drop between powering circuit output and furthest SSA at <u>standardized conditions</u>

~ $N(\mu, (\sigma)^2)$

With sufficient data points from different prototype modules, the standard deviation includes effects of:

- PCB and ASIC process variation varying connector contact resistances etc.
- uncertainty from the measurement itself.

$$\alpha * (\mu - 3 * \sigma) < V drop_{SSA} < \beta * (\mu + 3 * \sigma)$$

α,*β*: *adjustments* for effects of TID, temperature, ASIC version, consumption conditions etc. as expected from single chip test results



 $V_1 - V_2 = V drop_{SSA}$



Verifying powering strategy and V_{OUT} choice

Choose powering circuit nominal V_{OUT} such that:

Min expectedMax expected $V_{OUT} - Vdrop_{SSA} > minimum SSA oper. voltage$ Max expected $V_{OUT} < maximum SSA oper. voltage$

If red area $\neq 0$ no matter the possible nominal V_{OUT} then numerical estimation is required:

e.g. small chance that 1% of the modules will see lower than 1.2V at some point during operation can be deemed acceptable...





Results of these studies for the CMS OT modules

This study was completed for each supply rail and each ASIC on the two modules:

- We chose output voltages that guarantee operation with minimal power losses.
- The PS module *definitively* does <u>not</u> need the zig-zag tail.
- It's worth to procure 0.1% resistors for the PS and 2S modules' output voltage setting.
- Finally, noticed an issue with the 2.5V which required further actions :
 - simulate bpol2v5 operation on our circuits with 2.7V input (higher than the specified 2.5V max)
 - bin bpol12: Split the bPOL12 ASICs we will use into two groups based on their Vref, in order to reduce their expected output spread
 - Consider potential impact on VTRx+ operation below 2.5V







Conclusion

Current technology of ASICs and circuits along with other exotic requirements for our detectors mean complications in terms of achieving power integrity now and even more so in the future.

 \rightarrow Study the powering early in the (system) design process to avoid surprises

 \rightarrow Greatly benefit from studying other powering schemes (e.g. serial powering)

Often, we develop circuits/systems in parallel with ASICs.

 \rightarrow Thorough electrical measurements and verification in prototype systems is key (tricky when the usual priority for prototypes is getting data out of them)

 \rightarrow ASIC qualification (consumption vs TID, temperature..) is crucial. In our case this information existed and was available when it was required

CMS OT circuits now in production. Powering strategy is fixed. ③



Thank you for your attention Any questions/comments?











