Hybrid designs and kick-off production experience for the CMS Phase-2 Upgrade

Mark Istvan Kovacs, Georges Blanchot, Irene Mateos Dominguez, Kevin Schleidweiler, Patryk Szydlik Angelos Zografos
Contact: mark.istvan.kovacs@cern.ch

Outline:

1. Introduction of CMS Phase-2 upgrade and the procurement of hybrids
2. Introduction of the front-end hybrid concepts, architecture and design practices
3. Kick-off hybrid designs and test results
4. Quality issues, lessons learnt and yield
5. Conclusion

Hybrid circuit: Unpackaged dies are mounted on a substrate with passive components.
CMS: Compact Muon Solenoid; PS: Pixel-Strip type module; PS-FEH-L16: PS Front End Hybrid, left 1.6 mm spacing
The CMS Tracker Phase-2 Upgrade is required to adapt the CMS detector to the 3000 fb\(^{-1}\) total integrated luminosity and 14 TeV centre-of-mass energy of the HL-LHC.

**HL-LHC**: High Luminosity Large Hadron Collider; **TB** – Tracker Barrel; **2S** – Strip-strip module; **PS** – Pixel-Strip module
1. Introduction of the Pixel-Strip and Strip-Strip modules

Sensor module prototypes are assembled from multiple pieces, including hybrids, sensors, spacers and stiffeners. Modules from kick-off hybrids are currently under construction.

SEH: Service Hybrid; ROH – Read-Out Hybrid; POH – Power Hybrid; FEH – Front-End Hybrid
The requirements for the electronics are the following:

- Tolerate radiation (max. 56 and 9 Mrad expected for PS and 2S respectively [1]).
- Reduce mass and size as much as possible.
- Operation in cold, minimize heat transfer to sensors.
- Reliable operation for 15 years.
- Low power consumption (~5.4W per 2S module; 7.8W per PS module[1]).
- Total number of modules planned: 2S: 9140; PS: 6730;

[1]: The Phase-2 Upgrade of the CMS Tracker Technical Design Report CMS-TDR-17-001
1. Introduction – History of the development project

The hybrid development is a long story:

- **2013**
  - Market survey preparation
  - 2CBC2 hybrid with rigid 6 layers substrate

- **2013 - 2016**
  - Prototype development
  - 8CBC2 hybrid with CF stiffener glued with double-sided adhesive

- **2017 - 2020**
  - Hybrid Industrialization
  - 8CBC3 hybrid + CIC mezzanine with CF stiffened 4 layers flex and compensator

- **2020 - 2022**
  - Invitation to tender
  - 2S-FEH-L with CF stiffened 4 layers flex and compensator, final geometry

- **2023 - 2024**
  - Ramp-up production
  - 2S-FEH-L with CF stiffened 4 layers flex and improved alignment for series production

Verification of design modifications, pilot manufacturing
Lots delivered in 2023

Verification of manufacturing processes, fine tuning.
Lots will be delivered in 2024
~500 pcs/month

High rate production, continuous observation of quality.
Starts by end of 2024
~2000 pcs/month

Kick-off
Today we are here

Pre-series

Mass production
2. Kick-off hybrids

PS family kick-off hybrids

- 2 x 15 pcs of PS power hybrid (PS-POH)
- 30 pcs of PS readout hybrid (PS-ROH)
- 30 pcs of PS front-end hybrid left (PS-FEH-L)
- 30 pcs of PS front-end hybrid right (PS-FEH-R)

2S family kick-off hybrids

- 2 x 15 pcs of 2S service hybrid (2S-SEH)
- 30 pcs of 2S front-end hybrids left (2S-FEH-L)
- 30 pcs of 2S front-end hybrids right (2S-FEH-R)
2. 2S-FEH construction and architecture

Details:

- 4 layers flex circuit
- HDI interconnect technology
- Carbon fibre reinforced with CTE compensation layer
- Flip-chip ASICs for reduced size and quick assembly
- Folded in order to match sensor wirebonding level

Cross section view of the 2S front-end hybrid construction in a module

HDI – High Density Interconnect; CTE – Thermal Expansion Coefficient; CIC – Concentrator ASIC;
2. PS-FEH construction and architecture

Details:

- 5 layers HDI flex
- Circuit area is smaller than for the 2S hybrids
- No compensator is needed as the circuit is symmetric
- Smallest line and spacing is 45/45 µm respectively
- Very thin build-up, 125 µm total

Cross section view of the PS front-end hybrids construction in a module

**ALN** – Aluminium-Nitride a ceramic compound; **MPA** – Macro Pixel ASIC; **SSA** – Short Strip ASIC;
2. HDI design practices and advices

Few important HDI design practices for flex circuits:

- Use crosshatched copper pattern to improve flexibility.
- Use “teardrops” at trace to pad connections to increase reliability.
- Avoid stacked μvias to further increase reliability.
- Balance copper area to achieve a flat surface, fill unused areas.
- Use “vent holes” to speed-up circuit drying process.
- Use silkscreen or solder mask barriers to control underfill flow.
- Use simulation tools with small size conductors to estimate impedance.
3. 2S-FEH kick-off design - test results

- Additional GND interconnection connector for noise reduction
- Additional lamination tooling hole to improve assembly tooling holes cleanliness
- In this circuit, the coverlay protects a GND mesh that is not critical in case of damage
- This additional GND interconnection circuit can improve noise performance by 10 – 15%
- Circuit size is compensated by 0.1% before manufacturing to meet final size criterion
- Minor delamination, flaking at milling line
4. PS-FEH kick-off design - test results

Risk of damage

Coverlay coverage was increased to prevent delamination.

Fine traces protected by coverlay

New alignment procedure was developed for improved tooling hole cleanliness and stiffener alignment. Dedicated tools for lamination.

Circuit size is compensated by 0.1% before manufacturing to meet final size criterion

New design solution was needed urgently

Add one more layer to the circuits and eliminate fine traces from the top layer in fold region.

Fine traces are in inner layer

Fine traces moved to inner layer, coverlay eliminated

Crack is formed here due to CTE mismatch
Module tests revealed that the baseline noise is slightly higher than desired. Various layout improvements were made and two GND schemes: split plane and regular.

Previous design had reliability issues related to stacked vias. The 2S-SEH was redesigned with staggered vias to improve reliability.

Via corner crack in SEH

Improved routing and shielding for high voltage

Improved GND connectivity

Additional output filter

Via barrel thermal expansion is significantly reduced in staggered structure.
4. Reliability of stacked vs staggered microvias

<table>
<thead>
<tr>
<th>Description</th>
<th>Flex stacked BV +100 μm de-stacking</th>
<th>Flex stacked BV +100 μm de-stacking</th>
<th>Flex stacked BV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pad size layer 1</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>BV 1-2</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>Pad size layer 2</td>
<td>150x250 oval</td>
<td>150x250 oval</td>
<td>150</td>
</tr>
<tr>
<td>BV 2-3</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>Pad size layer 3</td>
<td>150x250 oval</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>BV 3-4</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>Pad size layer 4</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>De-stacking</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>IST cycles average</td>
<td>&gt;1000 cycles</td>
<td>~130 cycles</td>
<td>~40 cycles</td>
</tr>
</tbody>
</table>

**IST:** Interconnect Stress Test  
**Source:** Design guidelines – Dyconex AG. IST cycles according to IPC-TM-650 2.6.26 @ maximum temperature of 210 °C
On top of the standard design improvements, two design variants were made for the PS-POH and 2S-SEH: Split-plane and regular. Preliminary test results show significantly more noise with the split plane design.

Preliminary results are similar with the PS-POH.

More info on noise studies: https://iopscience.iop.org/article/10.1088/1748-0221/17/12/C12008

Noise target: 1000e approx. equivalent to 6 VCTh (preamp threshold) units. 1 VCTh ~ 167e
Some circuits arrive with contaminated wire bond pads.

Contaminations are leading to poor wire bonding pull force (below 8g mean).

Alignment of fold-over is out of tolerance and the hole diameter is reduced.

Misaligned coverlay is covering wirebond pads.

A cracked aluminium nitride spacer in the PS-ROH circuits.

Circuits broken due to wrong orientation in packaging.
4. Other issues and yield

Problems with lead time:

- Flex lead time 60 -> 100 working days (WD)
- Assembly lead time 30 -> 50 WD

PCB yield is 50 - 70 %

<table>
<thead>
<tr>
<th>Hybrid type</th>
<th>No. ordered</th>
<th>received</th>
<th>Tested good</th>
<th>Yield</th>
</tr>
</thead>
<tbody>
<tr>
<td>2S-FEH 1.8 R</td>
<td>30</td>
<td>29</td>
<td>24</td>
<td>83%</td>
</tr>
<tr>
<td>2S-FEH 1.8 L</td>
<td>30</td>
<td>26</td>
<td>22</td>
<td>85%</td>
</tr>
<tr>
<td>2S-SEH split</td>
<td>15</td>
<td>23</td>
<td>12</td>
<td>52%*</td>
</tr>
<tr>
<td>2S-SEH reg.</td>
<td>15</td>
<td>17</td>
<td>9</td>
<td>53%*</td>
</tr>
<tr>
<td>PS-FEH 2.6 R</td>
<td>30</td>
<td>32</td>
<td>NO DATA</td>
<td>-</td>
</tr>
<tr>
<td>PS-FEH 2.6 L</td>
<td>30</td>
<td>33</td>
<td>NO DATA</td>
<td>-</td>
</tr>
<tr>
<td>PS-ROH</td>
<td>30</td>
<td>34</td>
<td>NO DATA</td>
<td>-</td>
</tr>
<tr>
<td>PS-POH split</td>
<td>15</td>
<td>18</td>
<td>18</td>
<td>100%</td>
</tr>
<tr>
<td>PS-POH reg.</td>
<td>15</td>
<td>20</td>
<td>20</td>
<td>100%</td>
</tr>
</tbody>
</table>

* Preliminary data, numbers might improve slightly with further tests. Yield includes visual inspection results in all cases.
5. Conclusions

Hybrid designs

• All hybrid designs were successfully produced during the kick-off production.
• The 2S-FEH, PS-POH and PS-ROH hybrids were produced without major issues.
• The PS-FEH had to be redesigned to 5 layers in order to eliminate coverlay use.
• The 2S-SEH was redesigned before the kick-off production to avoid stacked vias. Two design variants were produced, preliminary test results show better noise performance in the case of the regular design.
• Two versions were made of the PS-POH circuits as well. Preliminary results are showing better performance in the case of regular design.
• Most of pre-series circuits are launched, in some cases further tests are needed.

Production:

• Lead times are much longer than expected and range up to half year.
• Yield is good in some cases, but improvement is needed for a few hybrid types.
• Cleanliness of wire-bond pads and precision need to be improved.
5. Take home messages

• Small details can be very important and can cause big problems if not mitigated in time. A good example is the coverlay issue.

• It might not be a good idea to change a design that is close to the specified performance. A good example is the split-plane POH and SEH design.

• Trying to hurry can lead to more mistakes from the suppliers, which can cause further delays. A good example is the resistor divider issue in the 2S-SEH.

• Open communication with the suppliers is extremely important to resolve issues or misunderstandings.
5. Thank you for your attention

Thank you for your attention!

Please follow the next presentations of our working group:

- **Angelos Zografos** – CMS Outer Tracker Phase-2 Upgrade on-module powering: today 11:40 Sirocco room
- **Patryk Szydlik** – Commissioning of the Test System for the Phase-2 Upgrade of the CMS Outer Tracker: Thursday 17:40 poster session