

FPGA Design with High Level Synthesis Methodology, gains, and pitfalls

Michalis Bachtis

University of California, Los Angeles On behalf of the CMS Collaboration



Introduction


- High-level synthesis (HLS) enables building FPGA firmware in C
- A "compiler" is generating HDL code based on a model that includes information about the FPGA resources and speed
- Since C code is serial, several directives are needed to write parallel code
 - Directives are defined by the user
- Fixed point precision is included in C as additional libraries
- Output product: IP block or HDL code
- Several gains but also pitfalls

<u>Outline</u>

- Introduction to HLS with some representative examples
 - Using the AMD/Xilinx tools and FPGAs but similar tools exist in other architectures
- Real design implementations from CMS experiment and beyond
- Proposed design methodology
- Discussion

Introduction to High Level Synthesis


Example: HDL adder of three 32 bit numbers



• Instantiating a pipeline of two steps


- Step 1: add a+b → store the output in ab register. register c to c_reg so that the data are aligned in the next clock
- Step 2: add ab+c_reg to create the output that is stored in a register
- Two clock cycles, latency of 1 cycle
- Output is registered

Example: HLS adder of three 32 bit numbers



- C is written with fixed point numbers
- No specification of register stages
 - only that the design should be pipelined
- Implementation actually depends on the compiler that needs target clock speed

Combinational logic: compiler knows FPGA can do it in 1 clock, latency of 0 cycles



Two step pipeline. Latency of 1 cycle The difference with HDL is that it did not register the output. One can add a compiler directive to do this


What do we learn from this trivial example?

module adder(
 input wire clk,
 input wire [31:0] a,
 input wire [31:0] b,
 input wire [31:0] c,
 output reg [33:0] d
);
reg [31:0] c_reg;
reg [32:0] ab;
always @ (posedge clk) begin
 ab<=a+b;
 c_reg<=c;
 d<=ab+c_reg;
end
endmodule</pre>


- HLS will make "optimal" logic based on the intended performance
 - But the developer relies on the compiler. Not much personal freedom
- Not that in HDL the developer needs to keep track of aligning the data in the pipeline
 - Painful in complex designs to keep track of everything
 - HLS automatically registers the data when it creates pipelines

DSP cores

- DSP cores are silicon cores in AMD/Xilinx FPGAs
 - Perform fast multiplication and other operations
 - Saves many LUTs that would be used for multipliers
 - Are usually instantiated in HDL with xilinx internal libraries



- HLS very effective in configuring and instantiating DSPs
- DSPs have variable latency
 - HLS tunes it





```
HDL (a+b*c)
```

Lookup tables

const ap uint<72> lookup[512] = { 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20, 39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56, 57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74, 75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92, 93,94,95,96,97,98,99,100,101,102,103,104,105,106,107, 108,109,110,111,112,113,114,115,116,117,118,119,120, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199,200,201,202,203,204,205,206,207,208,209,210,211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290,291,292,293,294,295,296,297,298,299,300,301,302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394,395,396,397,398,399,400,401,402,403,404,405,406, 407,408,409,410,411,412,413,414,415,416,417,418,419, 420,421,422,423,424,425,426,427,428,429,430,431,432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459,460,461,462,463,464,465,466,467,468,469,470,471, 472,473,474,475,476,477,478,479,480,481,482,483,484, 485,486,487,488,489,490,491,492,493,494,495,496,497, 498,499,500,501,502,503,504,505,506,507,508,509,510,511};

eap_uint<73> lookupAndAdd(const ap_uint<32>& a,const ap_uint<9>& addr) {
 return a+lookup[addr];


- An adder that reads a LUT and and adds a constant
- A LUT of 512x72 bits instantiated
 - In Ultrascale architecture = 1 BRAM
- At 100 MHz
 - Latency of 1 cycle [to read the ROM]
- At 500 MHz
 - Latency of 2 cycles [automatic register in the output of ROM]
- When increasing the width of more than 72 or if we add more than 52 entries
 - Automatically instantiates more BRAMs

Memory



- Memory instantiated as global array instantiated outside the method
- Simple handshake, write and read from memory
- Instantiates 2 BRAMs (true dual port)
- Latency of 1 cycle


Registers (Flip flops)



- The #pragma command breaks the array into individual registers
- Instead of 2 BRAMs it instantiates 16k Flip-flops
- With this pragma, multiple array entries are accessible at any cycle [since it is a register] but without it only one (two) entries can be accessed because it is a BRAM
- From C perspective, the array is defined. Actual implementation depends on #pragma entries


Playing with the pipeline, reusing logic

- In Time Multiplexed designs: implement one algorithm core and feed several chunks of data. As an example let's assume:
 - 6 sets of three 16 bit numbers (a,b,c) are arriving in the system
 - For each set we need to calculate a+b*c [with a DSP]
- We have a fully pipelined option and an option to reuse logic




Fully pipelined design

```
edef struct
   ap uint<16> a0; ap uint<16> b0; ap uint<16> c0;
   ap uint<16> al; ap uint<16> bl; ap uint<16> cl;
   ap uint<16> a2; ap uint<16> b2; ap uint<16> c2;
   ap uint<16> a3; ap uint<16> b3; ap uint<16> c3;
   ap uint<16> a4; ap uint<16> b4; ap uint<16> c4;
   ap uint<16> a5; ap uint<16> b5; ap uint<16> c5;
out t fully pipelined(const data in t& in) {
pragma HLS pipeline II=1
//put the data in arrays as registers for better C++ code
p uint<33> a[6];
p uint<33> b[6];
p uint<33> c[6];
 p uint<33> d[6];
 pragma HLS array partition variable=a complete dim=1
 pragma HLS array_partition variable=b complete dim=1
    ma HLS array partition variable=c complete dim=1
pragma HLS array partition variable=d complete dim=1
a[0]=in.a0;b[0]=in.b0;c[0]=in.c0;
a[1]=in.a1;b[1]=in.b1;c[1]=in.c1;
a[2]=in.a2;b[2]=in.b2;c[2]=in.c2;
a[3]=in.a3;b[3]=in.b3;c[3]=in.c3;
a[4]=in.a4;b[4]=in.b4;c[4]=in.c4;
a[5]=in.a5;b[5]=in.b5;c[5]=in.c5;
                                     Unroll the loop
   (unsigned int i=0;i<6;++i) {</pre>
       HLS unroll -
                                     [like a generate
   d[i] = a[i]+b[i]*c[i];
                                     statement]
out.d0=d[0];
out.d1=d[1];
out.d2=d[2];
out.d3=d[3]:
out.d4=d[4];
out.d5=d[5];
```




Latency of 3 cycles @ 500 MHz: takes new data every cycle 6 DSPs instantiated

DSP reuse design



- Latency of 7 cycles, one DSP
- New data every 6 cycles



Comparison of the code


1

<pre>typedef struct { ap_uint<16> a0; ap_uint<16> b0; ap_uint<16> c0; ap_uint<16> a1; ap_uint<16> b1; ap_uint<16> c1; ap_uint<16> a2; ap_uint<16> b2; ap_uint<16> c2; ap_uint<16> a3; ap_uint<16> b3; ap_uint<16> c3; ap_uint<16> a4; ap_uint<16> b4; ap_uint<16> c4; ap_uint<16> a5; ap_uint<16> b5; ap_uint<16> c5; } data_in_t;</pre>	<pre>typedef struct { ap_uint<16> a0; ap_uint<16> b0; ap_uint<16> c0; ap_uint<16> a1; ap_uint<16> b1; ap_uint<16> c1; ap_uint<16> a2; ap_uint<16> b2; ap_uint<16> c2; ap_uint<16> a3; ap_uint<16> b3; ap_uint<16> c3; ap_uint<16> a4; ap_uint<16> b4; ap_uint<16> c4; ap_uint<16> a5; ap_uint<16> b5; ap_uint<16> c5; } data_in_t;</pre>
<pre>out_t fully_pipelined(const data_in_t& in) {</pre>	<pre>out t dsp reuse(const data in_t& in) { #pragma HLS pipeline II=6</pre>
#pragma HLS pipeline II=1	//put the data in arrays as registers for better C++ cod
<pre>//put the data in arrays as registers for better C++ c ap_uint<33> a[6]; ap_uint<33> b[6]; ap_uint<33> c[6]; ap_uint<33> d[6]; #pragma HLS array_partition variable=a complete dim=1 #pragma HLS array_partition variable=b complete dim=1 #pragma HLS array_partition variable=c complete dim=1 #pragma HLS array_partition variable=c complete dim=1 #pragma HLS array_partition variable=c complete dim=1 a[0]=in.a0;b[0]=in.b0;c[0]=in.c0; a[1]=in.a1;b[1]=in.b1;c[1]=in.c1; a[2]=in.a2;b[2]=in.b2;c[2]=in.c2; a[3]=in.a3;b[3]=in.b3;c[3]=in.c3; a[4]=in.a4;b[4]=in.b4;c[4]=in.c4; a[5]=in.a5;b[5]=in.b5;c[5]=in.c5; for (unsigned int i=0;i<6:++i) { #pragma HLS unroll d[i] = a[i]+b[i]*c[i]; } out_t out; out.d0=d[0]; out.d1=d[1]; out.d2=d[2]; out.d3=d[3]; out.d4=d[4]; out.d5=d[5];</pre>	<pre>ap_uint<33> C[6]; ap_uint<33> d[6]; #pragma HLS array partition variable=a complete dim=1 #pragma HLS array partition variable=b complete dim=1 #pragma HLS array partition variable=c complete dim=1 #pragma HLS array partition variable=d complete dim=1</pre>
	}
return out;	

C++ code

Pitfall. What did the compiler really build?

- We did not specify anything in the code to force a shift register...
 - We could have "helped" the compiler by mimicking the array manipulations in C
- In fact the design was implemented with muxes



- Does it matter?
 - Sometimes it does because in large designs the routing congestion could get the implementation to fail..

What have we learned from the small examples?

- HLS provides the capability to instantiate complex firmware using simple C code + a set of #pragma directives
- HLS tunes the code based on the target clock speed by adding register stages and tuning the internal pipelines of silicon modules [DSPs, BRAMs]
- In complex mathematical operations, the designer focuses on the algorithm and the alignment of data within long pipelines is done by the HLS compiler
 - IMO, the biggest advantage of this approach
- HLS can be configured to manage the data in a smarter way (e.g reuse logic) but the user has to think and check what is the supporting logic that is instantiated by the compiler
 - E.g shift registers vs muxes.
 - Part of the C code can be rewritten to mimic HDL, forcing the data management firmware to what the user wants
- My personal preference is to perform the data management in HDL and connect it with firmware HLS core that implements the computationally intensive algorithms

Real-world designs from CMS

Comparison of HDL vs HLS: OMTF

- In the context of HLS evaluation we implemented the full version of the CMS Overlap Muon Track Finder (OMTF) firmware in both HDL and HLS
 - \circ $\,$ OMTF performs muon reconstruction in the L1 trigger of CMS $\,$


Virtex 7 FPGA


Design method	Slice LUTs	Slice Regis- ters	F7 Muxes	F8 Muxes	Slices	LUT as Logic	LUT as Memory	Block RAM Tile
HLS	123964	112240	437	33	39312	106900	17064	360
	(28.6%)	(12.9%)	(0.2%)	(0.03%)	(36.3%)	(24.7%)	(9.8%)	(24.49%)
HDL	114791	92845	272	39	40607	108905	5886	360
	(26.5%)	(10.7%)	(0.13%)	(0.04%)	(37.5%)	(25.1%)	(3.4%)	(24.49%)

- Very similar performance for both approaches
- Proof that one does not have to pay a big price in FPGA resources to gain from the HLS approach

An approximate Kalman Filter in CMS Run-2 (I/II)


- CMS Barrel Muon Track finder upgrade for Run-3
- Muon tracking at FPGAs
 - Used to be lookup table based
- New approaches: Real trajectory reconstruction with approximate Kalman Filter
 - Propagation of parameters
 - Fitting
- Requires many calculations
 - Exploit DSP cores







An approximate Kalman Filter in CMS Run-2 (II/II)

- New Kalman Filter version written in HLS
- Instantiated into the same FPGA (together with the nominal algorithm)
 Took data in parallel
- It did fit the latency of about 250 ns!
- Nominal algorithm since the beginning of Run-3





A gain of HLS: Faster data vs emulator agreement




- Firmware emulation \rightarrow very important for HEP experiments
- With HLS we can load the C fixed point libraries in our emulation code and make the firmware and software agree much faster
 - Usually took years !
- Example: Kalman Filter Muon Track Finder was at 100% agreement already at the beginning of Run-3

Another usage: Real Time Machine Learning - HLS4ML

• Fast deep neural networks in FPGAs with HLS






software

- Translate output of ML training tools to HLS code
 - With fixed point precision
 - Prune nodes that do not have a major impact
- Optimize the design by reusing logic and picking the speed
 - With HLS, reuse logic for very big networks
- Feed IP core into the FPGA

Example from HLS4ML: reusing logic


<u>1804.06913</u>




- Using the HLS reuse logic allows to sacrifice throughput for resources
 - But without having to recode the firmware !

The Phase-2 CMS Trigger

- HLS thoroughly used in the CMS Trigger Upgrade for HL-LHC
- Allowed us to train students and postdocs in firmware developments so that they can provide algorithm cores in the final system
- Allowed to have the same developer for firmware and emulator in the experiment software
- Engineering effort focused on infrastructure and of course putting things together




Stacked Silicon Interconnect + HLS



- Modern devices split in different regions (SLRs)
- Some limitations in crossing between them
- Standard HLS modules do not nominally cross
 - There are some tools that do
- This suggests splitting the design with several small HLS modules
- And use HDL "glue" to connect them together
- Also improves compilation time HLS compiler is slow!

Summary of findings and Methodology

HLS algorithm + HDL data management+glue



- Optimal results obtained by both HLS cores and HDL
- Algorithms \rightarrow HLS
- Data management, SLR crossing etc \rightarrow HDL

Proposed guidelines for algorithm development in HLS

- Many small designs more optimal than a very big one
 - Compiler much more efficient
- Two stages of simulation
 - Simulation of C code \rightarrow Check fixed point precision and algorithm output
 - Also compiles C with GCC and checks if the C code is correct
 - \circ C/RTL co-simulation \rightarrow Verify that the compiler did the right thing
 - Almost always true except in very aggressive complex designs
 - Simulate the IP core with the rest of the HDL code (e.g in AMD/Xilinx Vivado)
- Pipelining and logic reuse
 - \circ My preference \rightarrow fully pipelined HLS cores + logic to feed data in HDL
 - Compiler is very effective with fully pipelined designs and you avoid the pitfall of muxes vs shift registers etc
- If the compiler takes many hours, something is going wrong
 - Memory intensive!
 - Sometimes it happens in correct designs
 - Compiler is a black box

Summary

- High Level Synthesis is becoming the new norm not only in particle physics but also in the industry
 - The AI revolution and FPGA acceleration of software routines have pushed companies to deliver efficient and powerful tools
- In designs present in particle physics experiments where often custom link protocols deliver the data a combination of HDL and HLS is optimal
 - Data management with HDL, Algorithms in HLS avoids common pitfalls
- Independently of the technical gains, there is the human factor
 - HLS is the first step to train a non-expert in FPGA firmware
 - Non-experts can become exports in HLS and deliver complex designs
 - Eventually they also learn HDL (!)