# **Development of the Continuous Readout Digitising Imager Array Detector.**

A. Marras<sup>a,b</sup>, A. Klujev<sup>a,b</sup>, S. Lange<sup>a,b</sup>, T. Laurus<sup>a,b</sup>, D. Pennicard<sup>a,b</sup>, U. Trunk<sup>a,b</sup>, C.B. Wunderer<sup>a,b</sup>, H. Krueger<sup>c</sup> and H. Graafsma<sup>a,b,d</sup>

a) Deutsches Elektronen-Synchrotron (DESY), Hamburg, Germany b) Center for Free Electron Laser Science (CFEL), Hamburg, Germany

 $3^{rd} \rightarrow 4^{th}$  generation Synchrotron Rings **Example: PETRA III**  $\rightarrow$  **PETRA IV upgrade at DESY** 

c) University of Bonn, Bonn, Germany d) Mid Sweden University, Sundsvall, Sweden

### **High-rep-rate FELs considering transition** to long-train / CW operation



Synchrotron Rings are being upgraded to the diffraction-limited regime Source technological improvements (Multi-Bend Achromat, on-axis injection) produce a more collimated beam, that can be better focused on the optics



at a "slightly reduced" rate

"much smaller" gaps

between bunch trains

To achieve the desired frame rate, the detector adopts a Continuous Writing-reading scheme based on a 2-stage-pipeline structure. While incoming photons are integrated in an Adaptive Gain amplification stage (adapted from the AGIPD detector), the former image is digitized (through 11bit Successive Approximation Register ADCs) and the data are read out (using the Gigabit Wireline Transmitter principle developed by NIKHEF for Timepix4).



encode

& TX

verified by 16 bits \* 2k pixels \* 66/64 > 150 kframe/s

16*FE* 

 $\sim$  >150 kframe/s

5.12*Gb/s* 

Traditional approach to detectors for high-rep FELs

NIKHEF at 5.12Gb/s and above. In our design this is enough stream out 2k pixels (each pixel is digitized to a number of less than 2 Bytes, and transmitted with 66/64b encoding).

prototypes were designed in TSMC65nm Several technology, and manufactured by means of Multi-Project Wafer (MPW) runs, to test and validate circuit blocks and circuital chains.

11b SAR



2021: CoRDIA\_01 prototype. Designed, manufactured, tested. Used to validate at the expected frame rate the Adaptive Gain circuit, CDS block, the circuit to alternate between two readout sub-chains (to achieve continuous Write-Reading)



2021: HSI\_ADC01 prototype. Designed, manufactured, tested. Used to to evaluate ADC variants based on SAR architecture (exploring redundancy and switching options), and confirm the image sampling

#### **Prototypes**

charge





has been tested @2.5MS/s:

2022: CoRDIA\_02 prototype. Designed, manufactured. Test in progress.

It includes a circuital chain of multiple front-ends coupled to an analog-to-digital converter, and the silicon area reserved for transmission drivers.

The circuits are arranged in a repeatable "superpixel" structure. The goal of the prototype is to verify the signal-processing of images in a pipeline fashion (so that one image is acquired at the same time the former one is digitized and streamed out).

The bump-bond pads interfacing to the sensor are redistributed to a uniform 2D array to facilitate bonding.

Calibration circuits, able to inject charge in in an arbitrary pattern of pixels, were used verify basic

Designed. Manufacturing in progress.

be used to explore/validate

variants of the PCS+GWT circuits,

optimized to the CoRDIA data flow and

2023: CoRDIA\_03 prototype.

Test expected next year.

overall layout constraits.



functionality (as shown in the images on the left)

## Acknowledgments

The authors would like to acknowledge:

- the Caribou team at DESY (S. Spannagel, T. Vanat), for providing us with a versatile system for prototype testing
- NIKHEF (particularly V. Gromov and A. Vitkovskiy), for allowing us to include a version of the PCS-GWT circuit in our design for fast data streamout
- CERN and the RD53 collaboration, for allowing us the reuse of CMOS IO pads and SOFIC ESD structures in our design Europractice, IMEC and CERN for their MPW and design tool support

# HELMHOLTZ **RESEARCH FOR GRAND CHALLENGES**

Will

