Design and measurements of SMAUG1, a prototype ASIC for voltage measurement using noise distribution

Grzegorz Wegrzyn, Robert Szczygiel – AGH University of Krakow, Poland Contact: wegrzyn@agh.edu.pl

TWEPP 2023, Geremeas, Sardinia, Italy

AGH UNIVERSITY OF KRAKOW

AGH

Introduction

In this work, we present the design, test system, and preliminary measurements of SMAUG1 - a prototype ASIC, implementing an algorithm of indirect voltage measurements using distribution of the signal noise. The ASIC is a prototype of X-ray imaging, pixelated system with eight 16-bit counters in each pixels.

Implemented algorithm

The test algorithm uses multiple comparison levels, distributed close to the expected signal amplitude, to measure the noise distribution of a signal. During the measurement, the signal with the noise is crossing threshold levels (see the figure on the right). The number of these events and threshold level values gives points to which the Comparison levels distribution curve fits. The mean value of the fitted curve is the signal amplitude. [1]



Implementation requirements

The algorithm introduces additional requirements for the implementation:

- At least 3 measurement points (because of 3 unknown of fitted curve: mean, deviation and scale),
- The distance between adjacent threshold levels should be comparable to noise sigma (in our case: $\sim 1 \text{mV}$),
- High-speed comparators with minimized hysteresis (less than sigma noise <1mV),
- Equally fast comparators
- CSA working in charge-mode



ASIC Design

The designed ASIC contains an SPI interface, bias circuits, and a 7x7 matrix of pixels with 68x68µm size. There are CSA, 8 comparators grouped into 2 groups, and trimming DACs within each pixel. Each comparator has internal DACs to trim its current and fine tune its threshold. Grouping comparators into 2 groups stems from coarse threshold tuning which is independent for each group. As it is the first prototype, there is no possibility of mounting a detector. We implemented a simple calibration circuit, instead.





Power board in 2 different options: with LDOs and DC-DC provide easy to use powering with voltage and current control.

With ZYNQ SoC, provides custom logic feature with implemented: I2C, SPI, GPIO and DTC. Used for conducting tests and processing data.

Measurements



Further works

Improve test setup to minimize the influence of the