

DESIGN OF THE OBELIX MONOLITHIC CMOS PIXEL SENSOR FOR AN UPGRADE OF THE BELLE II VERTEX DETECTOR





Dr. Thanh Hung PHAM (On behalf of Belle II VTX Collaboration)
 hung.pham@iphc.cnrs.fr

Abstract: The Belle II collaboration has initiated a program to upgrade its detector in order to address the challenges set by the increase of the SuperKEKB collider luminosity, targeting $6 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$. A monolithic CMOS pixel sensor named OBELIX (Optimized BELLE II pIXel) is proposed to equip 5 detection layers upgrading the current vertex detector. Based on the existing TJ-Monopix2, OBELIX is currently designed in 180 nm CMOS process.

Belle II Vertex VTX Detector Upgrade Proposal

- Radii from 1.4cm to 14cm
- Angular acceptance 17 to 160 degrees
- $\sim 1 \text{ m}^2$ silicon surface equipped with OBELIX sensor





L1: iVTX
 L2:
 L3- L5: oVTX

From simulations	Belle II VTX
Spatial res.	$< 10\text{-}15 \mu\text{m}$
Total material budget	0.1 – 0.8 % X_0
Inner-outer layers	
Max hit rate	120MHz/cm ²
Time precision	$< 100\text{ns}$
Trigger (freq) (delay)	30 kHz 5-10 μs
Rad.hard. (TID) (fluence)	$< 100 \text{ kGy/year}$ $< 50 \times 10^{12} n_{\text{eq}} \text{ cm}^{-2} \text{ /year}$
Power	$< 200 \text{ mW/cm}^2$

TJ-Monopix2 sensor

(Developed for ATLAS-ITK:
[doi: 10.1016/j.nima.2020.164460](https://doi.org/10.1016/j.nima.2020.164460))




Operation demonstrated with average threshold $\sim 200e^-$ and threshold spread $< 20e^-$


Analog & Integration

Additional analog functionalities:

- Increase pulsing calibration pulse dynamic from $\sim 1700e^-$ to $2400e^-$
- Temperature sensor
- 10-b Monitoring ADC
- PowerOn Reset (Y. Degerli – IRFU Institut)



- Sensitive area +30%: $17 \times 17 \text{ mm}^2 \rightarrow 15 \times 25 \text{ mm}^2$.
- Narrow LDO regulators ($270 \mu\text{m}$) to compensate for the voltage drop on the ladder




Preliminary IR Drop estimation

Digital On Top (DoT) integration flow

- Early power distribution analysis
- Flexible floorplan implementation & further modification
- \rightarrow Re-adaptation of matrix and DAC EoC layout from Analog On Top (AoT) flow

TJ-Monopix2 pixel performances fit Belle II VTX specifications \rightarrow forerunner for OBELIX


OBELIX Functional blocs





Digital functionalities

New digital functionalities:

- 2-stages trigger logic
- Peripheral Time To Digital (PTD) converter based on HitOr signal from matrix & 160MHz clock \rightarrow better resolution than 50ns
- Track Trigger Transmission (TTT): 2 to 8 logical macro pixel for whole matrix to provide coarse hit information to Belle-II trigger



Peripheral Time To Digital Converter



2-stages trigger logic to handle VTX trigger & disorder peripheral event arrival times