Integration of EDWARD readout architecture in full-field fluorescence imaging detector

Dominik S. Gorni, Gabriella A. Carini, Grzegorz W. Deptuch, Anthony Kuczewski, Piotr Maj, Soumyajit Mandal, Giovanni Pinaroli, Abdul Rumaiz, D. Peter Siddons, Nicholas St. John

INTRODUCTION

Data bandwidth, timing resolution and resource utilization in readouts of radiation detectors are a constant challenge. Event driven solutions are pushing against well-trenched framed solutions. The idea for an asynchronous readout architecture called **EDWARD (Event-Driven With Access and Reset Decoder)** was presented at the TWEPP 2021 conference. Here we show the progress of our work which resulted in two chip prototypes. The first one, named 3FI65P1, showed in **Fig.1**, is a full device with the analog pixel circuitry suited for full-field fluorescence imaging. It is already manufactured, and preliminary results are presented. The second chip, named EDWARD65P1, contains digital pulse generators with Poisson-exponential distribution in each pixel for extraction of the performance matrix of EDWARD architecture alone.

group analog bus analog bus group data bus[5:0] data bus[$13:0$] bonde $phase[8:0]$ sensor materia

READOUT ARCHITECTURE

This manuscript has been authored by employees of Brookhaven Science Associates, LLC under Contract No. DE-SC0012704 with the U.S. Department of Energy

diagram is depicted in **Fig.3**. It contains pulse generator with Poisson-exponential distribution [5]. This structure allows even better study of the temporal properties of the EDWARD architecture – timing resolution, delay, maximum acceptable rate, and the signal integrity of the received data thanks to the ability to programmatically change the rate at which readout requests are generated. Simulation results for such an event generator are shown in **Fig. 4**. It shows the effect of the event generation rate on the readout delay, defined as the time from the readout request to the latching of the event information in the peripheral part of the system. The delay is illustrated in the form of histograms:

> [2] D. S. Gorni, G. W. Deptuch and S. Miryala, "Event-Driven Readout System With Non-Priority Arbitration For Multichannel Data Sources". PCT Application WO2022221068A1, 2022.

i.e., each pixel must wait for all other pixels to read.

- When only one pixel is active (Fig. 4a), the readout delay has a uniform distribution,
- When the generation rate is relatively low (compared to the readout rate) (Fig. 4b), the data The results showed here both the simulations for the EDWARD65P1 chip and is read out from the pixel with the first active acknowledgement generated, but sometimes the **measurements** for the 3FI65P1 chip, **confirm the operation of the** the pixel has to wait for servicing of other requesting pixels,
- When the token generation rate increases (Fig. 4c), the average readout delay increases depending on the event generation rate. Use of the proposed architecture in the due to more pixels simultaneously waiting to be read out, next generation of chips will allow not only to **reduce power consumption** by
- In the extreme case (Fig. 4d), the readout delay seeks a limit equal to the frame readout operating on the basis of **event driven**, but also to obtain much **higher**

SUMMARY

designed readout architecture and allow to determine the timing parameters

temporal resolution of the received data by getting rid of the need for frame readout. The latter property of the chip may be particularly useful for new detectors for the future **EIC (Electron-Ion Collider).**

REFERENCES

[1] D. S. Gorni et al., "Event driven readout architecture with non-priority arbitration for radiation detectors," Journal of Instrumentation, vol. 17, no. 04, p. C04027, Apr. 2022, doi: https://doi.org/10.1088/1748-0221/17/04/c04027.

[3] P. Yang et al., "Low-power priority Address-Encoder and Reset-Decoder data-driven readout for Monolithic Active Pixel Sensors for tracker system," Nuclear Instruments and Methods in Physics Research, vol. 785, pp. 61–69, Jun. 2015, doi: https://doi.org/10.1016/j.nima.2015.02.063.

[4] C.L. Seitz, Ideas about arbiters, Lambda 1 (1980) 10–14.

[5] D. P. Siddons et al., 'A coded aperture microscope for X-ray fluorescence full-field imaging'

Journal of Synchrotron Radiation, vol. 27, no. 6, pp. 1703–1706, Nov. 2020. [6] A. L. Veiga and E. M. Spinelli, "A pulse generator with poisson-exponential distribution for emulation of radioactive decay events," Latin American Symposium on Circuits and Systems, Apr. 2016, doi: https://doi.org/10.1109/lascas.2016.7451002.

The EDWARD readout architecture [1][2], allows efficient readout of data from a chip with multiple data sources, such as pixelated detectors. The architecture is distinguished by working in a fully asynchronous manner, meaning the request for readout can occur at any time, and the arbitration between requests is devoid of priority. These features eliminate the need to use the frame clock to snapshot the state of the matrix, which would be necessary to avoid switching between channels during a readout [3]. This functionality of the EDWARD architecture is achieved thanks to arbitration based on a binary tree, the basic unit of which is an arbiter based on the Seitz arbiter structure [4]. Other advantage of the EDWARD architecture is automatic synchronization to an external clock provided, for example, by an acquisition module, which allows the chip to send data out using a standard communication protocol. The described architecture has been incorporated into the **CTR (Configuration, Testability, Readout)** platform and implemented in two different chip prototypes in a **65nm CMOS process**. The platform, shown in **Fig.2**, is extremely modular and allows for easy scaling.

Fig. 3. Block diagram for the signal generator implemented in the EDWARD65P1 chip

Fig. 4. Histograms of readout delay for different values of event generation rates (a) when only one pixel generates events (b) the generation rate is low compared to the readout clock frequency (~17.86 MHz) (c) the generation rate is comparable to the readout clock frequency (d) the generation rate is high compared to the readout clock frequency

00000000000000000000000

Fig. 6. An exemplary I2C command waveform used to change configuration

TWEPP 2023 Geremeas, Sardinia, Italy

