



Contribution ID: 43

Type: **Poster**

An open-sorce IP-Core for Multi-Voltage Thresholding signal acquisition with FPGAs

Tuesday 3 October 2023 15:00 (20 minutes)

High-speed multichannel ADCs are costly and require complex FPGA firmware to communicate with them. The Multi-Voltage Thresholding (MVT) approach can replace to some extent an external ADC with internal resources of an FPGA, thus reducing costs and complexity. The MVT approach needs only a few low-cost external components. The focus of the talk is presenting an open-source IP-Core that implements the MVT approach and simplifies implementation on a standard FPGA. The talk also provides an overview of characterization measurements and specific calibration methods. Our example application demonstrates the viability of the developed IP-Core for signal acquisition from multiple SiPMs.

Summary (500 words)

The Multi-Voltage Thresholding (MVT) approach offers an alternative to high-speed multichannel ADCs for signal acquisition. While the approach has similarities to comparator-based Flash-ADCs, it utilizes FPGA internal resources to replace external ADCs. This reduces costs, complexity, and energy consumption for applications that strongly require fast multichannel digitization, but are satisfied with a low ADC resolution.

One may note that most inputs in modern FPGAs are capable of operating in Low-Voltage Differential Signaling (LVDS) mode, which enables the implementation of MVT with LVDS differential receivers. LVDS receivers of an FPGA are not ideal and can have a positive or negative bias of up to $\pm 40\text{mV}$, which must be determined and compensated for every LVDS receiver through a calibration procedure. The calibration procedure involves applying a known voltage as a threshold and a test pulse of triangle form with exactly known parameters to the LVDS receiver. The bias of an LVDS receiver results in a switching delay (positive or negative) in respect to the predicted moment when the LVDS receiver should have switched. From the measured delay we calculate the needed bias compensation for the particular LVDS receiver.

Our focus in this talk is on the introduction of an open-source IP-Core, which we have named MVT-Quad IP-Core. This IP-Core is designed to sample analog signal from a single input and is equipped with four LVDS receivers. It enables users to easily and efficiently integrate the MVT approach into their FPGA designs. The IP-Core integrates a streaming output for the acquired data and a memory mapped interface for registers, which are relevant for calibration and configuration. To implement the MVT-based signal acquisition for multiple input channels in a particular FPGA design, one needs to instantiate the respective number of MVT-Quad IP-Cores and provide some minimal additional external schematics for the voltage thresholding. A reference design for this external schematics is also present in the scope of this talk. The successful functioning of our IP-Core is demonstrated in a test application where signals from multiple SiPM sensors are acquired, allowing for the acquisition of cosmic muons with scintillating stripes. Overall the MVT approach, together with the proposed MVT-Quad IP-Core, has the potential as a viable solution for fast multichannel signal acquisition in various applications.

Authors: ELISEEV, Dmitry (Rheinisch Westfaelische Tech. Hoch. (DE)); Dr ELISEEV, Dmitry (Rheinisch Westfaelische Tech. Hoch. (DE))

Co-authors: PRESSER, Carsten (RWTH Aachen); Mr EHLERT, Erik (RWTH Aachen University); Dr MER-SCHMEYER, Markus Karl (RWTH Aachen University (DE)); Prof. HEBBEKER, Thomas (Rheinisch Westfaelische Tech. Hoch. (DE))

Presenters: ELISEEV, Dmitry (Rheinisch Westfaelische Tech. Hoch. (DE)); Dr ELISEEV, Dmitry (Rheinisch Westfaelische Tech. Hoch. (DE))

Session Classification: Tuesday posters session

Track Classification: Programmable Logic, Design and Verification Tools and Methods