



Contribution ID: 147

Type: **Poster**

## Novel developments on the OpenIPMC project

*Thursday 5 October 2023 18:40 (20 minutes)*

In this contribution, we present the recent developments in the context of the OpenIPMC project, which proposes a free and open-source Intelligent Platform Management Controller (IPMC) software and an associated controller mezzanine for use in ATCA electronic boards. We discuss our experience in the operation of OpenIPMC on prototype boards designed for the upgrades of particle physics experiments at CERN. We show the addition of new functions and support for new protocols in the controller mezzanine firmware. Finally, the latest changes and improvements to the board design are presented.

### Summary (500 words)

Over the last three years, the OpenIPMC project has focused on the development of an IPMC for ATCA electronic boards, with the aim of becoming a free, open-source, and highly customizable solution that permits the ATCA board developer to fully customize the device to fit his board's needs and allows independent maintenance and evolution of the firmware over the long-term. The OpenIPMC-HW hardware presents itself as an 8-layer PCB in the JEDEC MO-244 form factor designed around an STM32H7 microcontroller, with the card edge connector matching a commonly agreed-upon pin assignment across CERN experiments and providing a large number of general-purpose signals for board-specific use.

Recent developments on the mezzanine firmware include the addition of support for remote firmware upgrades following the PICMG HPM.1 standard, the YAFFS file system, the Trivial File Transfer Protocol, the Xilinx Virtual Cable service, the Remote Management Control Protocol, the RFC5424/3164 Syslog protocol, the IPMI System Event Log and a number of reliability improvements in the core hardware drivers. Other possible features currently being evaluated for introduction are discussed, such as firmware support for Advanced Mezzanine Cards and ATCA E-Keying. Furthermore, a number of improvements in the hardware design of the mezzanine are discussed, such as the addition of a debug header and changes to the method used to drive certain ATCA standard signals, to make the update and reboot processes of the IPMC not interfere with the running payload.

**Authors:** AKPINAR, Alp (Boston University (US)); MULLER CASCADAN, Andre (UNESP - Universidade Estadual Paulista (BR)); PECK, Andrew (Boston University (US)); Mr MULLER CASCADAN, André (UNESP); GROSSI BASSI, Antonio Vitor (UNESP - Universidade Estadual Paulista (BR)); DELL'AQUILA, Carlos Ruben (UNESP - Universidade Estadual Paulista (BR)); GASTLER, Dan (Boston University (US)); GASTLER, Daniel Edward (Boston University (US)); FEDI, Giacomo (Imperial College (GB)); CALLIGARIS, Luigi (UNESP - Universidade Estadual Paulista (BR)); Dr ARDILA, Luis (KIT-IPE)

**Presenter:** CALLIGARIS, Luigi (UNESP - Universidade Estadual Paulista (BR))

**Session Classification:** Thursday posters session

**Track Classification:** Programmable Logic, Design and Verification Tools and Methods