## The End-of-Substructure (EoS) card for the ATLAS Strip Tracker Upgrade: **From Design to Production.**

Artur Boebel, Harald Ceslik, Mogens Dam, Sergio Diez Cornell, Cameron Garvey, René Stennow Gotfredsen, Peter Goettlicher, Ingrid-Maria Gregor, James Keaveney, Max Van der Merwe, Anders Palmelund, Sara Ruiz Daza, Stefan Schmitt, Marcel Stanitzki, Lars Rickard Strom



**TWEPP23 Poster Session** 

The ATLAS ITR

- The Large Hadron Collider will upgrade to **High-Luminosity (HL-LHC)**.
- The ATLAS Inner Detector will be replaced by an all-silicon system, the Inner Tracker (ITk):
  - Pixel detector close to the interaction point.

The End-of-Substructure Card (EoS)

• The EoS cards are the gateway between on- and offdetector systems.



- Strip tracker consisting of a barrel (built from "staves") and two endcaps (built from "petals").
- At the end of each stave or petal, a pair of main-secondary **EoS card** is placed.



- l<sup>2</sup>C 2nd • Supplies LV & HV power DC √TRx+ DC-I Timing, Trigger and Control 2 fibers TX Detector Control System 1 fiber RX 2.5V • Send the data off the module Dual-stage DC-DC converter LV connectors VTRx cutout + adapter **IpGBTs**
- Due to the detector geometry, **14 different EoS flavours** are needed.
  - Different physical layout designs and flex lead geometries.
  - Variants with either one of two lpGBTs.
- $\rightarrow$  **Difficulties in the design and testing** of the EoS cards.





- <u>Hierarchical design</u> based on configurable and modular blocks.
  - $\rightarrow$  Blocks reused in the 10 different flavours.
- PCB with **14 layers**.
- Re-assignment of gates and pins.



## Unpopulated PCB Reception

- <u>Manufacturer tests</u>
  - Connectivity (E-test against netlist).
  - Resistivity/impedance.
  - Visual inspection, images of vias and traces.

 $\rightarrow$  Optimisation of the physical layout. • Strict requirements: radiation hardening, geometry...  $\rightarrow$  Vendor-specific design.

• Customer Test Coupons:

- Resistivity/impedance.
- Bond pads testing.
- Thermo cycling test.



## Populated PCB Reception

• **3D x-ray** of the solder joints of the BGA.

 $\rightarrow$  Important for ensuring long-term operation.





70 µm trace structures

• Check all devices on the board are correctly connected (Flying Prober Tester).



#4

• **HV Test**: Each single HV line to 1.1 kV and

Arrival to Assembly Sides • EoS cards in system tests.



## Packing and Shipping

• ESD-proof sealed bag (nitrogen atmosphere).

erature chamber

h rack for 24 boards

• Label + QR code .



Conclusions and Lessons Learned

- Extensive prototyping and testing are crucial.
- Moving into the production stage.
  - $\rightarrow$  ~2000 EoS cards will be tested.
- High degree of **automatisation** needed.
- Compressible interpretation of test results: pass/fail
  - $\rightarrow$  Upload results to the **production database**.
- Get the most from the **project reviews**.

Quality Control: 4 Test Benches

• Optical & IR inspections, dimensions, flatness. #1



• Power consumption.

• **PLL** synchronisation.

• ADC calibration.

#2



• Thermal stress test: from -35°C to +40°C. Power on/off for each cycle.  $\rightarrow$  Test of basic function (optical links, short

BERT test, readout ADC values)





• Functionality tests. • Needle prober: test points on a grid of 0.7 mm near the bonding pads.

• Bit-error rate (**BERT**) test of all 640 Mb/s fast signals.

• Eye-diagrams of up-links.





• ATLAS collaboration, Technical Design Report For the ATLAS Inner Tracker Strip Detector, CERNLHCC-2017-005, ATLAS-TDR-025 (2017).

• P. Goettlicher et al., Current status of the end-of-substructure (EoS) card project for the ATLAS strip tracker upgrade using final ASICs (TWEPP 2022).