Digital duty cycle correction system for clock paths in radiation-tolerant high-speed wireline transmitters

<u>Adam Klekotko^{1,2}, Mateusz Baszczyk², Stefan Biereigel², Szymon Kulis², Paulo Moreira², Francesco Martina², Filip Tavernier¹, Jeffrey Prinzie¹</u>

¹KU Leuven, Dept. of Electrical Engineering (ESAT), Belgium ²CERN, European Center for Nuclear Research, Geneva, Switzerland

Introduction





A StrongARM latch is used as a sampling circuit. It offers high gain and very small hysteresis



Radiation hardening aspects

DCC resolution

Duty cycle shift [%]

Triple modular redundancy (TMR) of the DCC, as well as DCM, was used to increase the immunity of the design to the errors caused by the single event transients (**SET**)

Duty cycle control loop

Digital logic regulates the duty cycle by altering the DCC control word based on the DCM results

Wider transistors are used to limit TID-induced g_m degradation in PMOS devices [3]

₹^{0.20}

Ž 0.15-

E 0.05

Slow corner

Fast corner

- Spacing DCC chains by at least 10 µm further increases the SET immunity of the circuit **Radiation validation**
- Extending the model from [1] by TID-induced mobility degradation based on ULVT transistor radiation characterization results

The additional jitter increase attributed to the degradation in

rise/fall times across the DCC chain does not degrade the jitter

50

of the clock distribution chain

20

Nominal corner

Slow corne

0%

shift

Duty cycle

-20-

DCC duty cycle shift

30

Control word

- Simulation performed with that model showed radiation immunity of the DCC chain \rightarrow once set DCC ensures proper duty cycle value even at ultra-high dose rates
- TID-induced degradation results in a **0.25%** duty cycle shift compared with the pre-rad value

due to the:

Ο



- algorithm Implemented decrements or increments the control word depending on the sign of the required tune until the minimum error point is reached
- The number of iterations needed to tune the duty cycle is constrained to **5** by the usage of the binary search
- Control loop implemented off-chip in the first DART28 prototype
- Maximum duty cycle error < 0.5%

