

1
2
3
4
5
6
7
8
9
10

Universal test system for boards hosting bPOL12V DC-DC converters.

K. Stachon¹, G. Dissertori¹, T. Gadek^{1,2}, W. Luster¹

On behalf of the CMS collaboration

¹Institute for Particle Physics and Astrophysics, ETH Zürich, Otto-Stern-Weg 5, 8093 Zürich, Switzerland

²Advanced Power Semiconductor Laboratory, ETH Zürich, Physikstrasse 3, 8092 Zürich, Switzerland

11
12
13
14
15
16
17
18
19
20
21
22

Abstract:

ECAL Barrel (EB) and MTD Barrel Timing Layer (BTL) subdetectors of the CMS are approaching series production of electronic boards, including voltage conditioning PCBs: LVR and PCC respectively. 2448 LVR and 864 PCC will be installed during LS3 of the LHC. These boards are hosting radiation-tolerant bPOL12V ASICs which convert a broad input voltage range into required voltage levels for microelectronics between 1.2 – 2.5 V. Each card must be tested multiple times at various production stages to ensure its quality. This contribution describes a methodology of testing bPOL12V conversion quality including the detection of instability regions at certain load levels.

23 Summary:

24

25 CMS phase II upgrade is approaching the series production of electronic components which
26 will be installed during LS3 and must reliably operate in the HL-LHC era. Testing these
27 electronic boards prior to installation is crucial to ensure the proper operation of subdetectors
28 because maintenance and replacement of faulty boards is not foreseen within their lifetime.

29

30 There was a common decision in the CMS to use bPOL12V for the point of load DC-DC
31 conversion. These ASICs convert 7-12 V supplied to the detector into 1.2-2.5 V required to
32 supply microelectronics. EB and MTD BTL use them on boards conditioning voltage – Low
33 Voltage Regulator (LVR) and Power Conversion Card (PCC) respectively.

34 We designed a universal testing methodology which will be applied to both mentioned PCBs.
35 Testing equipment, validation conditions and data storage will be described in this contribution
36 with a particular focus on instability regions detection of bPOL12V converters.

37

38 The test system architecture is presented in Figure 1. DMM with waveform acquisition is a key
39 component to assess whether we are in the region of instability of the bPOL12V converter. It is
40 acquiring output voltage with a 100 kHz sampling rate for a period of 20 ms. Based on standard
41 deviation (SD) or pk-pk of this waveform we discriminate whether there are oscillations at
42 certain operating points. Example comparison of stable and unstable operation is shown in
43 Figure 2. Oscillations measured are periodic, sine-shaped signals, which are usually within 10-
44 20 kHz range with a pk-pk value of up to 40 mV.

45

46 On top of the equipment, a dedicated Python software with a GUI was implemented, which
47 may be used by unskilled personnel to perform a full test of a board. To assess the quality of
48 PCBs, the program validates:

- 49 - Initial temperature and thermal equilibrium of the PCB
- 50 - Idle input current and output voltages
- 51 - Input current when all channels are disabled (enable pin of bPOL12V is used)
- 52 - Load regulation curve
- 53 - Conversion efficiency versus load curve
- 54 - Voltage SD versus load curve

55

56 For scalar values, we check whether values are within fixed (configurable) bounds. For load-
57 dependent curves, we use a template curve fit to obtain a scalar value from the plot and then
58 compare it with fixed bounds.

59 Each production board has its unique barcode and test data is stored in a relational database,
60 which will be kept until the end of the lifetime of the detector. We expect to have a few
61 measurements for each PCB, done at certain stages of production.

62

63 The test system was validated with the final PCB prototypes: 80 PCC boards and 52 LVR boards
64 hosting 448 conversion channels in total. Based on that, preliminary bounds were determined
65 that will be used in the factory acceptance test. Validation methods proposed not only determine
66 completely faulty boards, but also boards that have significant deviation from the expected
67 distribution (are outliers). These outliers will be assessed on the individual basis and, if the
68 deviation does not prevent from using them, they are kept as spare parts.