

Status of the mTCA LLRF development

Kristiaan Pelckmans
Dragos Dancila
Kevin Pepitone
Tor Lofnes
Alireza Mohadeskasaei



Setup: AWAKE run2C






Figure 2 Shows the new electron linac needed for run 2c. The directional couplers and signals that to be treated by the LLRF system are marked in red.

Setup: LLRF



Group	Device	mTCA channel
REF		Ch8
VM		Ch7
SSPA	BC1.fwd	Ch1
Klystron	BC2.fwd	Ch2
	BC2.rev	Ch3
BOC	BC4.fwd	Ch4
	BC4.rev	Ch5
Accelerating structure	BC5.fwd	Ch6






	S-band	X-band
Operating frequency	2.997899068 GHz	11.991596272 GHz
Pulse length	1-10 μ s	100-1500 ns
Bandwidth	> 20 MHz	> 20 MHz
Pulse repetition rate	9.97 Hz	9.97 Hz
Number of signals to be acquired	14 + Reference	18 + Reference
Number of signals to be generated	2	2
Jitter	< 30 fs	< 30 fs
Amplitude stability	10^{-4}	10^{-4}


AWAKE 2C specification - prepared by Ben Woolley

Setup: mTCA LLRF

mTCA crate in UU:



Setup: firmware




- Building on DESYs open source project (CG).
- DesyRDL (\pm =FESA).
- AXI4 and AXI4L.
- Xilinx IP: xDMA.
- Added IRQ.
- Augmented by PSI_fix.

Components:


1. Feed forward table.
2. Feedback (PID).
3. IQ demodulator.
4. Rotation table.

Setup: firmware



LLRF: Result

IF = 31.25MHz



Timeline & integration

GANTT chart	month	Closing the LLRF loop	Implementation of the LLRF loop	Testing	CERN implementation & communication	Simulation	Documenting
April 2022							
Mai 2022	1	█					
June 2022	2	█					
Juli 2022	3		█				
Aug 2022	4		█				
Sept 2022	5		█				
Okt 2022	6			█		█	
Nov. 2022	7			█		█	
Dec. 2022	8			█		█	
Jan. 2023	9			█		█	
Feb. 2023	10				█	█	
March. 2023	11				█	█	
April 2023	12				█	█	
Mai 2023	13				█	█	
June 2023	14					█	█
Juli 2023	15						█
Aug. 2023	x1	█					
Sept. 2023	x1	█					
Okt. 2023	x1	█					
Nov. 2023	x2	█					
Dec. 2023	x2	█					
Jan. 2023	x2	█					

→ Now

Fast ADC sampling





Figure 3. Circuit implementation. The left board realizes the analog mixing and filtering. A sign waveform alternating at 2 GHz is implemented in the right board.

Interleaving ADC:



125 MSPS

250 MSPS




Figure 2. The modulated wideband converter

Conclusions

Questions:

- LLRF setup?
- Results?
- Fast ADCs?