



# Simulation and first characterization of MAPS test structures with gain for timing applications

<u>Thomas Corradino</u>, Coralie Neubüser, Gregorio Giovanazzi, Greta Andrini, Chiara Ferrero, Giulia Gioachin, Stefano Durando, Umberto Follo, Gian-Franco Dalla Betta, Marco Mandurrino and Lucio Pancheri, on behalf of the ARCADIA collaboration & ALICE 3 timing layers WG



Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays








- 1) ARCADIA sensor concept
- 2) Passive test structures
- 3) Electrical characterization
- 4) Laser characterization
- 5) Conclusions





### **ARCADIA Project**


#### Andrea Paternò, Vertex 2021 ARCADIA MD1 chip




			Lİ	1	
	-				
1.		1	1	1	
1.001	1.0		1.1	1.4	

MD1 chip micrograph

- Fully depleted MAPSTarget applications:
  - - medical imaging
    - space applications
    - HEP experiments
      (ALICE timing layer)



M. Rolo, Pixel layout




- ➢ Main Demonstrator (MD) with sensor array made of 512x512 pixels with 25µm pixel pitch
- Embedded analog and digital frontend electronics
- 3 engineering runs: 1st (mid 2021), 2nd (beginning of 2022), 3rd (beginning 2023)





#### Sensor concept


- Produced with commercial CMOS 110nm process (LFoundry)
- High resistivity silicon substrates
- N-type epitaxial layer to delay the onset of the punch through
- Operation in full depletion condition
- Independent frontside and backside electrodes for the voltage bias







### Process add-on for timing




L. Pancheri – EUROCON 2023

- Additional p-type implantation to create the gain layer below the n-type collection electrode
- Preliminary TCAD simulations to tune the gain layer implant
- Four dose splittings for the gain layer with
  3 wafers for each dose
- AC-coupled frontend preamplifier
- High voltage on the topside to enable avalanche multiplication






#### **Preliminary TCAD simulations**








#### **Passive Test Structures**






- Chip frontside electrodes
  - External pwell
  - N-type sensor nodes
  - Internal pwell
  - ➤ N-guard rings






#### Electrical characterization – IV curves



Coralie Neubüser, TIFPA-INFN


Dips in the pwell current reference to extract V<sub>PT</sub>
 Evaluate breakdown voltage associated to V<sub>n</sub>








#### Electrical characterization – CV curves







### **Biasing scheme & Optical setup**



V<sub>bias</sub> applied to P<sub>bot</sub> electrode
 through PCB metal pad

$$\succ V_{pix} = V_n$$

$$\succ V_{Ngr} = 8V$$

$$\succ V_{Ptop} = 0V$$


- Infrared laser (1060nm) with < 100ps pulse at FWHM (Alphalas)
- Hamamatsu C5594 external amplifier (50 kHz - 1.5 GHz BW, 36 dB gain)
- Backside illumination through PCB hole







#### IR laser - PM 250 G1



- $\succ t_{act}$  48  $\mu m$
- Backside illumination with a focused IR laser spot
- Digital oscilloscope with 1 GHz bandwidth


• 
$$Gain = \frac{CC_{PM250}}{CC_{ref}} \approx 4$$

Faster charge collection for higher V<sub>bias</sub>





#### IR laser - PM 250 G1




- $\succ t_{act}$  48  $\mu m$
- Backside illumination with a focused IR laser spot
- > Possibility to control the gain value acting on  $V_n$






#### PM250 layout comparison




- PM250 with layout A1 and A2 have different terminations at the pad border
- Layout A1 is designed to enhance the charge multiplication also in the inter-pad region
- Layout A2 is designed to provide better timing performance








### IR laser scan – Signal maximum





PM250 A2

➢  $V_{bias} = -35V$ ➢ Focused laser spot

 $\succ V_n = 40V$ 


Variation in the measured signal maximum due to reflection in the frontside metal

#### $5\,\mu m$ motor step






#### IR laser scan – Signal maximum







### IR laser scan – Collected charge




#### 5 µm motor step





#### IR laser scan – Collected charge








### IR laser scan - $t_{rise_{50}}$


PM250 A1







### IR laser scan - $t_{rise_{50}}$



- $\succ V_n = 40V$
- $\succ V_{bias} = -35V$
- Focused laser spot
- Relevant increase in the time needed to reach 50% of the signal rising edge at the pad border
- More uniform timing response for layout A2





### Conclusions

- > Demonstrated the feasibility of integrating a gain layer with a process add-on
- $\blacktriangleright$  Absence of breakdown and punch through issues at the foreseen operating  $V_n$  and  $V_{bias}$
- Evaluated effect of the layout of the pad border on timing and collection efficiency performances
- > New engineerig run with new gain layer profile will be submitted soon





#### The ARCADIA collaboration

F. Alfonsi, G. Ambrosi, A. Andreazza, E. Bianco, G. Balbi, S. Beolè, M. Caccia, A. Candelori, D. Chiappara, T. Corradino, T. Croci, M. Da Rocha Rolo, G. F. Dalla Betta, A. De Angelis, G. Dellacasa, N. Demaria, B. Di Ruzza, A. Di Salvo, S. Durando, D. Falchieri, A. Gabrielli, L. Gaioni, S. Garbolino, G. Gebbia, R. Giampaolo, N. Giangiacomi , P. Giubilato, R. Iuppa, M. Mandurrino, M. Manghisoni, S. Mattiazzo, C. Neubüser, F. Nozzoli, J. Olave, L. Pancheri, D. Passeri, A. Paternò, M. Pezzoli, P. Placidi, L. Ratti, E. Ricci, S. B. Ricciarini, A. Rivetti, H. Roghieh, R. Santoro, A. Scorzoni, L. Servoli, F. Tosello, G. Traversi, C. Vacchi, R. Wheadon, J. Wyss, P. Zuccon

#### Thank you for your attention!






## Backup





#### Substrate types








#### IR laser scan - $t_{50}$


#### PM250 A1







#### IR laser scan - $t_{50}$







#### IR laser scan – Collected charge

