

# Conceptual designs and R&D challenges for vertex detectors and silicon trackers

*“how the detectors in the concepts would fit within the constraints and deliver the needed performance, and what are the R&D challenges towards making the concept a reality”*

⇒ Not a technology R&D overview

# A matter of priority ?

*I want the ideal detector, just make it !*

Physicists doing physics studies

*Give me space and materials for my cables and mechanical supports. Can I add some concrete to make it stiffer ?*


Integration experts

*I can design a wonderful chip with smart pixels that can make coffee. Do you really need that resolution ?*

Chip designers








*We decided to build a beam pipe with Lead. Beam background is an unavoidable collateral damage*

Machine detector interface experts



# Tracking/vertexing detectors in future e<sup>+</sup>e<sup>-</sup> colliders




Collider	ILC		CLIC	FCCee			CEPC	
Bunch separation (ns)	330/550		0.5	20/990/3000			25/680	
Power Pulsing	yes		yes	no			no	
beamstrahlung	high		high	low			low	
Detector concept	SiD	ILC	CLICdet	CLD	IDEA	Lar	Baseline	IDEA
B Field (T)	5	3.5	4	2	2	2	3	2
Vertex	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel
Vertex Rmin (mm)	16	16	31	12	12	12	16	16
Tracker	Si-strips	TPC	Si-Pixel	Si-Pixel	DC/Si-strips	DC/Si-strips or Si-Pixels	TPC or Strips	DC/Si-strips
Tracker Rmax (m)	1.25	1.8	1.5	2.2	2.0	2.0	1.8	2.1
Disks layers	4 + 4	2 + 5	6 + 7	3 + 7	3 (150 mrad)		2+6	




(From D. Dannheim)

Large similarities between the concepts  
but also significant differences

# Vertex detector requirements



Beam background (~ 5 hits/BX/cm<sup>2</sup> on layer 0, ILC)



Vertex reconstruction  
⇒ granularity  
⇒ Pitch ~17 μm  
⇒ (σ<sub>sp</sub> ~3 μm)

High granularity

Material Budget  
⇒ ~ 0.1-0.2 % X<sub>0</sub> / layer  
⇒ < 1% X<sub>0</sub> for the whole VTX  
~ 900 μm Si  
+ ~0.14% X<sub>0</sub> for the beam pipe (ILC)  
+ ~0.3 % X<sub>0</sub> for the beam pipe (FCC)

Low material detectors & supports structures

Beam background

Radiation hardness  
O(100kRad/yr) & O(10<sup>11</sup>)n<sub>eq</sub>/yr

Rad.Tol. devices

Time resolution  
O(1 μs) (O(1 ns for CLIC))

Power consumption  
~< 50mW/cm<sup>2</sup>

Fast read-out & low Power Architectures (~ 20 mW/cm<sup>2</sup>)

Cooling  
Stiffness / Alignment

$$\sigma_{d_0} = a \oplus \frac{b}{p \sin^{3/2} \theta}$$

a ≈ 5 μm; b ~ 15 μm.GeV (FCCee)  
b ~ 10 μm.GeV (ILC)


Power pulsing (ILC) vs continuous beam (FCCee)

Challenge:  
⇒ Keep excellent spatial resolution, low material budget, moderate Power consumption and push towards better time resolution (BX)

# Tracker requirements

- Material budget vs intrinsic resolution
  - Typically  $\sigma_{sp} \sim 5-10 \mu\text{m}/\text{layer}$  ; material  $\sim 1-2\% X_0/\text{layer}$  ; Power  $\sim < 100 \text{ mW}/\text{cm}^2$
  - Low momentum vs high momentum

Level arm !



Often, the "canonical" requirement is expressed as


$$\sigma_{p_T}/p_T^2 = 2 \times 10^{-5} \text{ GeV}^{-1}$$

Drasal, Riegler, <https://doi.org/10.1016/j.nima.2018.08.078>

$$\frac{\Delta p_T}{p_T} \Big|_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{0.3 \beta B_0 L_0} \sqrt{\frac{d_{tot}}{X_0 \sin \theta}} \quad \frac{\Delta p_T}{p_T} \Big|_{res.} \approx \frac{12 \sigma_{r\phi} p_T}{0.3 B_0 L_0^2} \sqrt{\frac{5}{N+5}}$$

$d_{tot}/X_0 = (N+1)d/X_0$   $d = \text{layer thickness, } N = \# \text{ layers}$

$\delta p_T/p_T$  (%)



Paolo Giacomelli (Annecy 2021)



Here illustrated for the CLD detector at  $90^\circ$ :  
Total material budget = 11% of  $X_0$

From analytic expressions for track parameter resolutions.

m.s. term dominates for  $p_T \sim < 100 \text{ GeV}/c$


# Vertex/tracking detector comments

- Particle ID has to be included in the tracker concept
  - ✓ dEdx and/or dNdx and/or fast timing
- Inner and outer radius are key factors
- Forward acceptance (e.g. asymmetry measurements)
  - ✓ Limited by MDI constraints, beam pipe, luminosity measurements, etc.
    - 30 mrad acceptance (FCCee)
- B-field
  - ✓ Limited to 2 T in circular machine (@ Z-pole)
- Beam structure
  - ✓ Power pulsing only for linears
- Background
  - ✓ Beamstrahlung (incoherent e+e- pairs)
    - Occupancy driver for linears
    - Less severe for circular ( $\Rightarrow R_{min}$  reduction  $\sim 10\text{mm}$ )
  - ✓ Synchrotron radiation (mainly circulars)
    - Possible shielding (increase beampipe material budget)
- Geometry
  - ✓ Probably 5-6 layers VTX ( $R < 60\text{ mm}$ )
    - Robustness (standalone tracking)
    - low momentum tracking
    - Track seeding @ different radii
    - e.g. FIPs, highly ionizing particles, LLPs, etc.
  - ✓ « long barrel » (sticking the first measurement point to the beam pipe)
    - Minimize «  $R_{min}$  » w.r.t. to « short barrel+disk » approach.
- Trigger-less



# Silicon detectors

# Silicon tracking detector figure of merit



- Ultimate performances look like the ideal tracking or vertexing detector. However
  - ✓ Very precise  $\Rightarrow$  not that fast
  - ✓ Very fast  $\Rightarrow$  large pitch and/or large Power
- Need a **hierarchy** or **specialized** layers
  - ✓ Governed by physics requirements and experimental conditions
  - ✓ Fast timing and small granularity/low material budget are very antagonist
  - ✓ R&D needed to improve the parameter space



# Silicon detectors landscape

• A very active area. e.g. see

- ✓ [2021: ECFA Detector R&D Roadmap Symposium of Task Force 3 Solid State Detectors](#)
- ✓ [2022: VCI 16th Vienna conference](#)
- ✓ [2022: 15th Pisa Meeting on Advanced Detectors](#)
- ✓ [2022: AIDAInnova Kick-off meeting](#)
- ✓ [2022: Vertex2022](#)
- ✓ [2022: PIXEL2022](#)
- ✓ [ALICE ITS-3 CERN Detector seminar \(M. Mager\)](#)
- ✓ [2023: Implementation of TF3 Solid State Detectors](#)


TF3 Symposium:  
Solid State Detectors

D. Bortoletto, N. Cariglia, D. Contardo, I. Gregor, G. Kramberger, G. Pellegrini, H. Pernegger.



ECFA Detector R&D Roadmap

## Solid state detectors for future (4D) trackers



Also for tracking

Also for vertexing

Fast timing, radiation hardness

Granularity, low power, low material budget

# Plenty of R&Ds to follow carefully...


## Wafer stacking in CMOS (quoted by W. Snoeys)

Top part  
(BI-CIS process technology)

Middle part  
(DRAM process technology)

Bottom part  
(Logic process technology)

Example: SONY





Several wafers stacked with different technologies to make a full sensor

⇒ Starts to be available in imaging tech.

MAPS Foil: Embedded MAPS inside polyimide flexible printed circuits


⇒ Provides electrical connection, protection, bending,  $0.1\%X_0$




arXiv:2205.12669v1 [physics.ins-det] 2022

## Huge panel of R&D and projects in CMOS

✓ Different technologies (TJ180 nm, TPSCo 65nm, LF 110 nm, etc.)





Many others: LF150, LF110, SOI, XFAB, SiGe BiCMOS, with and without gain layer, TJ180 ...




## Hybrid R&D

- 25 µm bump bonding
- Anisotropic Conductive Film



# An example of R&D: TPSCo 65 nm CMOS technology


- 65 nm feature size technology
  - ✓ Main driver: CERN EP R&D WP 1.2 & ALICE ITS-3 upgrades
    - Privileged relation between CERN with the foundry
- Added values
  - ✓ Larger wafers ( $\Rightarrow$  30 cm)
  - ✓ More functionalities inside the pixel
  - ✓ Keeps pixel dimensions small  $\Rightarrow$  spatial res.
  - ✓ Potentially faster read-out
  - ✓ Lower Power consumption
  - ✓ Synergy with Higgs factories requirements
- First submission: MLR1 (2020)
  - ✓ Validated the technology for HEP
- 2<sup>nd</sup> Submission ER1 (2022-23)
  - ✓ Dedicated to ITS3 (MOSS/MOST; stitching)




# Challenge 1: the spatial resolution

# Spatial resolution in Higgs factories

- Typical targets:
  - ✓  $\sigma_{sp} \sim 3 \mu\text{m}$  for the vertex layers
  - ✓  $\sigma_{sp} \sim 5\text{-}10 \mu\text{m}$  for the outer tracker layers
- Resolution in each layer depends on
  - ✓ Pitch
    - In conflict with the functionalities inside the pixel
    - Favored by small feature size technology
  - ✓ Charge deposition
    - Sensitive layer thickness
  - ✓ Charge sharing (SNR vs resolution)
    - Depletion:
    - Staggered pixels
  - ✓ Charge encoding
    - Binary output / ADC / Tot / etc.




$$\sigma_{d0}^2 = a^2 + \left( \frac{b}{p \cdot \sin^{3/2}\theta} \right)^2$$



$$\Delta d_0|_{res.} \approx \frac{3\sigma_{r\phi}}{\sqrt{N+5}} \sqrt{1 + \frac{8r_0}{L_0} + \frac{28r_0^2}{L_0^2} + \frac{40r_0^3}{L_0^3} + \frac{20r_0^4}{L_0^4}}$$


$$\Delta d_0|_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{\beta p_T} r_0 \sqrt{\frac{d}{X_0 \sin \theta} \sqrt{1 + \frac{1}{2} \left( \frac{r_0}{L_0} \right) + \frac{N}{4} \left( \frac{r_0}{L_0} \right)^2}}$$

CMOS pixel resolution vs pitch



⇒  $\sigma_{sp} \sim 3 \mu\text{m}$  ⇔ pitch  $\sim 15\text{-}20 \mu\text{m}$   
 (assuming binary output,  $\sim 20 \mu\text{m}$  epi.thickness & large depletion in 180nm tech.)


# Elongated clusters: low pT tagging



⇒ Sensitive thickness/pitch ratio  $> \sim 2$

# Challenge 2: time resolution

# Timing & 4-D tracking



- Time resolution  $\Delta t$ 
  - ✓ Bunch separation (3 μs / 1 μs / 20 ns @ FCCee)
  - ✓ Background rejection ? (1-10 ns range)
  - ✓ Particle ID (10-100 ps)
- Usual drawbacks to go faster
  - ✓ Power consumption
  - ✓ Active Cooling & geometrical acceptance due to services
  - ✓ In pixel circuitry  $\Rightarrow$  larger pixels (or multipixels)
  - ✓ Fill factor, dead time
  - ✓ PID Restricted to low momentum particles ( $\sim < \text{few GeV}/c$ )
- Still
  - ✓ Forward region not covered by a central gaseous detector
  - ✓ Added value for intermediate radii (e.g. LLPs ?)



# Power vs fast timing vs pixel size




## Brief considerations about electronics: power

Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Name	Sensor	node	Pixel size	Temporal precision [ps]	Power [W/cm <sup>2</sup> ]
ETROC	LGAD	65	1.3 x 1.3 mm <sup>2</sup>	~ 40	0.3
ALTIROC	LGAD	130	1.3 x 1.3 mm <sup>2</sup>	~ 40	0.4
TDCpic	PIN	130	300 x 300 μm <sup>2</sup>	~ 120	0.45 (matrix) + 2 (periphery)
TIMEPIX4	PIN, 3D	65	55 x 55 μm <sup>2</sup>	~ 200	0.8
TimeSpot1	3D	28	55 x 55 μm <sup>2</sup>	~ 30 ps	5-10
FASTPIX	monolithic	180	20 x 20 μm <sup>2</sup>	~ 130	40
miniCACTUS	monolithic	150	0.5 x 1 mm <sup>2</sup>	~ 90	0.15 – 0.3
MonPicoAD	monolithic	130 SiGe	25 x 25 μm <sup>2</sup>	~ 36	40
Monolith	LGAD monolithic	130 SiGe	25 x 25 μm <sup>2</sup>	~ 25	40

40





Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Price to pay: additional cooling system (additional material)

# Fast timing



- Extremely active domain
  - ✓ Interest to push beyond 10 ps resolution
- PID not discussed here (covered by TF4)
  - ✓  $dE/dX$  ;  $dN_{cl}/dx$  and timing for PID
  - ✓ Fast timing not proper to silicon (also scintillation, gaseous, Cerenkov)



- Specialized layers
  - ✓ Doesn't compromise the other requirements (material budget and granularity)
    - Probably not in the most inner layers
  - ✓ Dedicated studies needed for design optimization


# Timing Landscape in semi-conductor technologies

Nicola Corriglio, INFN, Torino, V/IC2022, 25/02/22




16



Low gain to minimize jitter




CMS & ATLAS  
(LGAD DC coupled)




NA62 Gigatracker  
(planar)




MonPicoAd  
(BiCMOS)




FastPix  
(CMOS)




Trench Isolated-LGAD  
(reduces no gain region)



Resistive read-out  
AC-LGADS  
(signal sharing)



Inverse ILGAD




Deep Junction  
DJ-LGAD

[See e.g. ECFA-TF4 Time of flight technologies \(R. Forty\)](#)


# Challenge 3: material budget

Classical single sided layers (e.g. ALICE ITS-2)



## Material budget: starting from the layers

Double sided layers




PLUME

(Bristol, DESY, IPHC)

Double sided ladders with minimized material budget  
 0.35%  $X_0$  reached  $\Rightarrow$   $\sim 0.3 X_0$  doable (with air flow cooling)


Pseudo stitching + bent sensors (superALPIDE)

- 1 silicon piece cut from one ALPIDE wafer (9x2 dies,  $\sim 1/2$  of layer 0)




7.1x1.5 cm<sup>2</sup>  
 Thickness (edge/center)  
 430/90  $\mu$ m  
 Planarity  $\sim 17 \mu$ m


Self supported silicon (Belle-2 upgrade)



Layers 2+1





Stitching + bent sensors ALICE-ITS3




Inputs for engineering studies

# ALICE ITS3: Bent sensors & stitching




<https://indico.cern.ch/event/1071914/>

- ALICE-ITS3/CERN drives the R&D on  
Stitching + bent sensors:
  - ✓ Sensor part ~15% of total material budget
  - ✓ Sensors thinned down to 50  $\mu\text{m}$
  - ✓ Minimizing overlapping regions, minimizing minimal radius around the beam pipe
- Challenges and caveats (for e+e- colliders)
  - ✓ Mechanics ? Bonding ? Air cooling only ?
  - ✓ Design: Minimizing peripheral circuits (Fill factor ~90%)
  - ✓ Bent sensor performances ? Yield
  - ⇒ design rules constraints the minimal pitch (~22  $\mu\text{m}$ )
  - ✓ ITS-3 do not have disk (chip periphery adds Z position constraint)
  - ✓ Approach validated in a limited radius range ( $R > 18\text{mm}$ )






# ALICE ITS3 tests

ERG DUOCEL\_AR  
0.06 kg/dm<sup>3</sup>  
0.033 W/m·K



Layers 2+1



Carbon fiber foam spacer

Integration and cooling studies






Fig. 10: Inefficiency as a function of threshold for different rows and incident angles with partially logarithmic scale ( $10^{-1}$  to  $10^{-5}$ ) to show fully efficient rows. Each data point corresponds to at least 8k tracks.

Bent sensors in test beam



- 1 silicon piece cut from one ALPIDE wafer (9x2 dies, ~1/2 of layer 0)



Inteconnexion tests (superALPIDE)


On going experiments pave the road for Higgs factory detectors  
(many other examples)

# Challenge 4: Time scale




# Challenge: the time scale

Performances & maturity



- Vertex detectors are small and relatively fast to build
  - ✓ ~ 4-5 years projects
- Complete Silicon trackers need more time
- Avoid the Never Ending R&D syndrom
- Do not be too conservative
- Right balance to find between
  - ✓ Exploring technologies
  - ✓ Focusing on the most promising ones
- Mid-term applications provides invaluable milestones
  - ✓ CBM, ALICE ITS-3, Belle-2 upgrade, LHCb, EIC, etc.
  - ✓ e.g. OBELIX for Belle-2 inherited from TJ-Monopix-2




● Must happen or main physics goals cannot be met ● Important to meet several physics goals ● Desirable to enhance physics reach ● R&D needs being met

# Challenge 5: Detector optimization and simulations

# Challenge: optimization of the detector

- Example: Shall we target 18 or 22  $\mu\text{m}$  pitch ?
- Caveat: One can not decouple detector optimization and algorithm optimization



# Optimization of the detector: pragmatic approach

- One does not need to target the best performances from the beginning
- Added value of mockups / demonstrators / engineering designs
  - ✓ Relatively cheap but realistic enough
  - ✓ Study conflicting requirements (material, cooling, services, mechanics, etc.)
  - ✓ Check issues difficult to anticipate (e.g. available space for services, etc.)
  - ✓ Reinforce the cooperation between different expertises (e.g. chip design/mechanics/DAQ)
  - ✓ Integrated test beams possible
  - ⇒ DRDs should be the place to do it !




# Challenge 6: understanding beam related background

# Challenge: understand beam related backgrounds

## Sources:

- ✓ Incoherent pairs (« beamstrahlung »)
- ✓ Synchrotron
- ✓ Beam loss (circular machines)
- ✓ Radiative bhabha
- ✓ Beam gas, etc.



Usually one considers that occupancy  $\sim < 10^{-2}$ - $10^{-3}$  is safe for tracking/vertexing purposes

## Experience from ILC studies over 20 years

- ✓ Any modification in the Interaction region (beam scheme, beam pipe design, B field) might bring surprises
- ✓ One should not consider that a  $10^{-4}$  occupancy estimation means that there is no issue.
  - The robustness is questionable
  - Large possible variations in some acceptance corners (asymmetries in  $\phi$  or  $z$ )
  - Safety factor absolutely mandatory
  - 2 independant simulation tools would be welcome (GuineaPig, Fluka, etc.)

## Experience from Belle-2

- ✓ Discrepancies observed between simulations and first collisions

## Direct beam background vs backscattered background


- ✓ Generally the backscattered ones are more sensitive to any MDI change.

## What about timing information to reject background ?

- ✓ Need  $\sim 5$  ns to reject backscattered particles
- ✓ Is it worth paying the price in terms of additional power ?

## What about cluster shape to reject background ?



- ✓ Need very good sensitive thickness/pitch ratio ( $> 2$ ).
- ✓ Charge information helps.
- ✓ (you actually reject very low  $p_T$  particles)



# Example of background study: ILD, from linear to circular


[D. Jeans LCWS2023](#)

simulation model of ILD @ ILC



Adapt MDI,  $B = 2T$ ,  
Sensitive to precise B-field map  
Adapt Beam structure  
Effect in TPC also being studied

at FCCee,  
quasi-continuous ion cloud from  $\sim 14M$  bunch crossings





- at FCCee, MDI extends to  $\sim 1m$  from IP  
→ 6 times more beamstrahlung background hits in TPC



# Example of study in CLD

	Z	WW	ZH	Top
Bunch spacing [ns]	30	345	1225	7598
Max VXD occ. 1us	2.33e-3	0.81e-3	0.047e-3	0.18e-3
Max VXD occ.10us	23.3e-3	8.12e-3	3.34e-3	1.51e-3
Max TRK occ. 1us	3.66e-3	0.43e-3	0.12e-3	0.13e-3
Max TRK occ.10us	36.6e-3	4.35e-3	1.88e-3	0.38e-6

[US FCC workshop 25/04/2023 Ciarma](#)



BX rate might be an issue at the Z-pole

Timing resolution range to reject background  $\sim 1$  ns



# Challenge 7: The Power

# Power challenges

Power Analog ( <i>mW/chip</i> )	49.22
Power Bias ( <i>mW/chip</i> )	4.5
Power PriorityEncoder ( <i>mW/chip</i> )	4.219
Power DigitalPeriphery ( <i>mW/chip</i> )	64.27
Power PLL ( <i>mW/chip</i> )	18.5
Power Serializer With Data ( <i>mW/chip</i> )	86.06
Power Serializer With No Data ( <i>mW/chip</i> )	0
Power LVDS ( <i>mW/chip</i> )	56.4

MIMOSIS like architecture, 180 nm

- Power is in conflict with all other parameters
- Baseline:
  - ✓ Air flow cooling only to minimize material budget
  - ✓ Up to  $\sim 20$  mW/cm<sup>2</sup>
    - what is the limit ?  $\sim 50$  mW/cm<sup>2</sup> or even more ?
- Driving parameters:
  - ✓ # channels, Time resolution / data flux
  - ✓ Surface (VXD  $\sim 3500$  cm<sup>2</sup> ; tracker  $O(10$  m<sup>2</sup>)
  - ✓ Power Pulsing (ILC/CLIC)  $\Rightarrow$  Constraints more relaxed w.r.t. FCCee
- The « Power paradox »
  - ✓ Small radius  $\Rightarrow$  Higher hit density and Power/cm<sup>2</sup> but small fraction of total power
  - ✓ Higher radius  $\Rightarrow$  less hit density but higher total power/layer
- Power sharing
  - ✓ Analog part:  $O(25-50\%)$   $\Rightarrow$  density of pixels, charge collection speed
  - ✓ Digital part:  $O(25-50\%)$   $\Rightarrow$  data flux, freq.
  - ✓ Output  $\rightarrow$  DAQ: maximum flux. (25%)
- Architecture optimization is important
  - ✓ Priority encoder (limited by flux)
  - ✓ Asynchronous might be adapted (tot, etc.)
  - ✓ Etc.
- Technology feature size
  - ✓ e.g. 180nm to 65 nm:  $\sim 50\%$  Power reduction
- Air extraction:
  - ✓ In conflict with disks and forward acceptance
    - ( $\neq$ ALICE ITS2/3, Belle-2, STAR-HFT)





# Challenge 8: Chip design

# Design challenges: From new ideas to real chips

- How to really make it ?
  - ✓ R&D prototypes  $\neq$  final production chip installed in real experiment
  - ✓ Submission cost issue for R&D
    - Trade-off between new (expensive) technologies and older (cheaper) technologies
- The complexity is growing
  - ✓ New read-out architecture, etc.
  - ✓ Work flow inspired from successful chips installed in experiments (e.g. ALPIDE for ALICE-ITS2)
    - $\Rightarrow$  push to concentrate on few technologies
  - ✓ Verification tools are absolutely crucial
    - « Digital on top »
    - Global support on tools DRD3/ DRD7 connexion !
- Connexion with foundries absolutely crucial
  - ✓ Contracts, confidentiality, etc.
  - ✓ Long term plans to maintain interest from foundries (HEP is a small player)
  - ✓ Access to technology options to optimize it for HEP applications

# Example: MIMOSIS (CBM-MVD) & Decision on options for sensing elements

## Process modification: Standard? P-stop? N-Gap?




25 or 50 μm epi?

$\sigma = 4 - 5 \mu\text{m}$   
 $> 3 \times 10^{13} n_{\text{eq}}/\text{cm}^2$

Spatial resolution  
 Rad. hardness

$\sigma = 5 - 7 \mu\text{m}$   
 $> 30 \times 10^{13} n_{\text{eq}}/\text{cm}^2$


Process options inherited from ALPIDE



25 μm  
 25 μm

Charge sharing volume (?)

AC? DC? pixel



- Better spatial res. at given rad. tolerance?
- Higher S/N => Robustness to external noise?
- Nuclear fragment ID by dE/dx?



- DC pixel – limited rad. hardness.
- AC Pixel – more biasing lines.

W. Snoeys et al., NIM-A Vol.871 (2017) 90–96.  
 Munker, Vertex 2018, Status of silicon detector R&D at CLIC

# Mimosis-1 Verification tools example

- Large and complex designs need
  - ✓ A hierarchy in the work flow to keep submission on schedule
  - ✓ Verification tools that can be run in a reasonable time
  - ✓ Knowledge of these tools is crucial
- Example Power-grid problem observed in MIMOSIS-1
  - ✓ Threshold shifts
  - ✓ Problem fixed quickly


F. Morel DRD7 kick-off meeting



IR drop on AVDD (simulations)  
0-45 mV scale

MIMOSIS-1  
Mean = 26 mV

MIMOSIS-2  
Mean = 3 mV



# Summary

- Apologies for not covering
  - ✓ Many technologies and on going R&D
    - (FPCCD, SOI, DEPFET, BiCMOS (SiGe), etc.
  - ✓ Cooling R&D (MCC, etc.)
  - ✓ Read-out
  - ✓ Operation and monitoring (Built-in Self Test (BIST) approach ?)
  - ✓ Alignment
- The physics requirements impose a hierarchy between the conflicting parameters
  - ✓ Granularity and material budget first !
  - ✓ CMOS/MAPS Pixel sensors offer the best compromise for the inner vertexing/tracking layers
  - ✓ Specialized timing layers
- Integration R&D is a final performances driver !
  - ✓ Fill the gap between nice ideas and real detectors
    - e.g. Stitching & bent sensors developed in ALICE-ITS3 context
- Strategy
  - ✓ The right balance has to be found inside DRDs between defining priorities and allowing new ideas to emerge
  - ✓ Given the complex parameter space of R&D and detector design, a pragmatic approach should be privileged
    - Increasing complexity step by step, demonstrators, mock-ups, experience from mid-term experiments, etc.



backup

# e<sup>+</sup>e<sup>-</sup> collider beam parameters

## Linear


Parameter	ILC		CLIC		
	250 GeV	500 GeV	380 GeV	1.5 TeV	3 TeV
Luminosity L (10 <sup>34</sup> cm <sup>-2</sup> sec <sup>-1</sup> )	1.35	1.8	1.5	3.7	5.9
L > 99% of √s (10 <sup>34</sup> cm <sup>-2</sup> sec <sup>-1</sup> )	1.0	1.0	0.9	1.4	2.0
Repetition frequency (Hz)	5	5	50	50	50
Bunch separation (ns)	554	554	0.5	0.5	0.5
Number of bunches per train	1312	1312	352	312	312
Beam size at IP σ <sub>x</sub> /σ <sub>y</sub> (nm)	515/7.7	474/5.9	150/2.9	~60/1.5	~40/1
Beam size at IP σ <sub>z</sub> (μm)	300	300	70	44	44

ILC: Crossing angle 14 mrad, e<sup>-</sup> polarization ±80%, e<sup>+</sup> polarization ±30%  
 CLIC: Crossing angle 20 mrad, e<sup>-</sup> polarization ±80%

Very small beams + high energy  
 => beamstrahlung

Very small bunch separation at CLIC drives timing requirements for detector

Very low duty cycle at ILC/CLIC allows for:  
**Triggerless readout**  
**Power pulsing**




## Circular

	FCC-ee			CEPC	
	Z	Higgs	ttbar	Z (2T)	Higgs
√s [GeV]	91.2	240	365	91.2	240
Luminosity / IP (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	230	8.5	1.7	32	1.5
no. of bunches / beam	16640	393	48	12000	242
Bunch separation (ns)	20	994	3000	25	680
Beam size at IP σ <sub>x</sub> /σ <sub>y</sub> (μm/nm)	6.4/28	14/36	38/68	6.0/40	20.9/60
Bunch length (SR/BS) (mm)	3.5/12.1	3.3/5.3	2.0/2.5	8.5	4.4
Beam size at IP σ <sub>z</sub> (mm)					

Beam transverse polarisation  
 => beam energy can be measured to very high accuracy (~50 keV)

- At Z-peak, very high luminosities and very high e<sup>+</sup>e<sup>-</sup> cross section (40 nb)**
- ⇒ Statistical accuracies at 10<sup>-4</sup>-10<sup>-5</sup> level ⇒ drives detector performance requirements
  - ⇒ Small systematic errors required to match
  - ⇒ This also drives requirement on data rates (physics rates 100 kHz)
  - ⇒ Triggerless readout likely still possible
- Beam-induced background, from beamstrahlung + synchrotron radiation**
- Most significant at 365 GeV
  - Mitigated through MDI design and detector design

(slide from Mogens Dam/Lucie Linssen)



# Collider parameters



## FCC-ee collider parameters



parameter	Z	WW	H (ZH)	ttbar
beam energy [GeV]	45	80	120	182.5
beam current [mA]	1390	147	29	5.4
no. bunches/beam	16640	2000	393	48
bunch intensity [ $10^{11}$ ]	1.7	1.5	1.5	2.3
SR energy loss / turn [GeV]	0.036	0.34	1.72	9.21
total RF voltage [GV]	0.1	0.44	2.0	10.9
long. damping time [turns]	1281	235	70	20
horizontal beta* [m]	0.15	0.2	0.3	1
vertical beta* [mm]	0.8	1	1	1.6
horiz. geometric emittance [nm]	0.27	0.28	0.63	1.46
vert. geom. emittance [pm]	1.0	1.7	1.3	2.9
bunch length with SR / BS [mm]	3.5 / 12.1	3.0 / 6.0	3.3 / 5.3	2.0 / 2.5
luminosity per IP [ $10^{34} \text{ cm}^{-2}\text{s}^{-1}$ ]	230	28	8.5	1.55
beam lifetime rad Bhabha / BS [min]	68 / >200	49 / >1000	38 / 18	40 / 18



# PARTICLE IDENTIFICATION CAPABILITIES (PID)

- **Essential for flavour physics / spectroscopy**

PID needed in a **large momentum range** !

- **Suppress backgrounds**  
e.g.  $B_s \rightarrow D_s K$ ,  $p(K)$  extends up to 30 GeV
- Time-dependent CP asymmetries: need to **tag the flavour (B or Bbar)** of the meson at production.
  - Use charge of 'opposite-side' Kaon ( $b \rightarrow c \rightarrow s$ ):  $p(K)$  very soft

Typically exploit ionisation energy loss and time-of-flight. Space constraints for a RICH, but ideas / work ongoing.




G. Wilkinson

- **Very useful for tau physics**

- e.g. determination of  $B(\tau \rightarrow \nu \pi)$ ,  $B(\tau \rightarrow \nu K)$  hence  $V_{us}$  independent of lattice predictions

- **Input to jet flavour tagging (strange tagging)**




30 ps assumed resolution for timing detector


► **Expect  $> 3\sigma$  K/ $\pi$  separation from Cluster Counting in Drift Chamber up to  $\sim 30$  GeV**

► ToF at  $< 100$  ps resolution covers the region around 1 GeV

# Detector R&D Roadmap: themes (DRDTs)



References: ECFA/RC/21/510  
CERN-ESU-017  
DOI: 10.17181/CERN.XDPL.W2EX



## DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Developments of Monolithic Active Pixel Sensors (MAPS) should achieve very high spatial resolution and **very low mass** aiming to also perform in **high fluence environments**. To achieve low mass in vertex and tracking detectors, thin and large area sensors will be crucial. For tracking and calorimetry applications MAPS arrays of **very large areas**, but **reduced granularity** are required for which cost and **power aspects** are critical R&D drivers. Passive CMOS designs are to be explored, as a complement to standard sensors

## DRDT 3.2 - Develop solid state sensors with 4D-capabilities for tracking and calorimetry.

**Understanding of the ultimate limit of precision timing in sensors**, with and without internal multiplication, requires extensive research together with the developments to increase radiation tolerance and achieve 100%-fill factors. New semiconductor and technology processes with faster signal development and low noise readout properties should also be investigated.

# Synergies

K. Jakobs, FCC Physics Workshop, Feb 2022

ECFA recognizes the need for the experimental and theoretical communities involved in physics studies, experiment designs and detector technologies at future Higgs factories to gather. **ECFA supports a series of workshops** with the aim to **share challenges and expertise, to explore synergies in their efforts** and to respond coherently to this priority in the European Strategy for Particle Physics (ESPP).


*Goal: bring the entire  $e^+e^-$  Higgs factory effort together, foster cooperation across various projects; collaborative research programmes are to emerge*



Important similarities between FCCee requirements & Heavy ions experiments (ALICE ITS3, ALICE3, EIC, etc.)

● Must happen or main physics goals cannot be met ● Important to meet several physics goals ● Desirable to enhance physics reach ● R&D needs being met

# s-tagging



Ryunosuke O'Neil

The University of Edinburgh  
r.oneil@cern.ch

on behalf of the LHCb Collaboration and Mighty Tracker Group

25<sup>th</sup> October 2022  
VERTEX 2022, Tateyama, Japan



# MightyPix R&D: requirements

- Programme dedicated to developing a HV-CMOS sensor that meets the following requirements for the Mighty Tracker:

<b>Pixel Size</b>	$< 100 \times 300 \mu\text{m}$
<b>Timing resolution</b>	$\approx 3 \text{ ns}$ within 25 ns window
<b>In-time efficiency</b>	$> 99\%$ within 25 ns window
<b>Radiation tolerance</b>	$6 \times 10^{14} \text{ n}_{\text{eq}} \text{ cm}^{-2}$
<b>Noise limit</b>	5 Hz/pixel
<b>Power consumption</b>	$< 150 \text{ mW cm}^{-2}$
32-bit data word.	
Compatible with LHCb Readout system	

From [1].

N.B. Studies are ongoing, and these requirements may evolve.



# Mupix: Monolithic sensors for the Mu3e experiment

Luigi Vigani  
University of Heidelberg  
Vertex 2022  
25/10/2022





## MuPix sensors: requirements

pixel size [ $\mu\text{m}^2$ ]	80 × 80
sensor size [ $\text{mm}^2$ ]	20 × 23
active area [ $\text{mm}^2$ ]	20 × 20
active area [ $\text{mm}^2$ ]	400
sensor thinned to thickness [ $\mu\text{m}$ ]	50
LVDS links	3 + 1
maximum bandwidth <sup>8</sup> [Gbit/s]	3 × 1.6
timestamp clock [MHz]	≥ 50
RMS of spatial resolution [ $\mu\text{m}$ ]	≤ 30
power consumption [ $\text{mW}/\text{cm}^2$ ]	< 350
time resolution per pixel [ns]	≤ 20
efficiency at 20 Hz/pix noise [%]	≥ 99
noise rate at 99% efficiency [Hz/pix]	≤ 20

## MuPix sensors



- Monolithic HV-CMOS
  - Can be thinned while maintaining high performance
- 180 nm H18 technology derived from IBM
  - AMS until 2018
  - TSI afterwards
- Long R&D campaign
  - Mupix7 first fully monolithic
  - Mupix8 first large area
  - Mupix9 implemented slow control
  - Mupix10 with final size
    - Used for prototyping
  - Mupix11 final chip
    - Characterization ongoing



16

# The Silicon Vertex Detector of the Belle II Experiment

Kookhyun Kang - Kavli IPMU  
on behalf of the Belle II SVD Collaboration  
VERTEX 2022 Oct 24, 2022



## OBELIX (Optimized BELLE II pIXel) sensor

See J.Baudot, CERN 2022, <https://indico.cern.ch/event/1140707/contributions/5062886/attachments/2568342/4428391/baudot-pixel2022.pdf>

### Pixel matrix


- Copied from TJ-Monopix2 (Tower 180 nm) DOI: 10.1016/j.nima.2020.154403 and C.Bespin talk
- Size optimized to maximize [8] sets of 4 contiguous sensors
- Pitch possibly increased from 33 to <math>40 \mu\text{m}</math> for robustness & power dissipation
- Frequency ~10-30 MHz => time-stamp precision 100 or 30 ns

### Power pads

- Power regulators added => simplified system integration
- Area limited to <math><150 \mu\text{m}</math>

### Periphery

- New end-of-column adapted to Belle II trigger
  - Time-stamped hits stored in memories
  - Read-out when timestamp matched with trigger
- Single output at 320 MHz average bandwidth/sensor 140 Mbits/s
- Biasing generation and monitoring
- Still need plan for trigger output



J. Baudot - From vertexing to ion detection & spectrometry - PIXEL 2022

19

## Key issues of the vertex detector upgrade

- The vertex detector should be designed assuming 5 x luminosity goal:  $\mathcal{L} = 4 \times 10^{36} \text{cm}^{-2}\text{s}^{-1}$
- Background hit rate
  - The background hit rate at the innermost layer is estimated to be 113 M hits/cm<sup>2</sup>/s.
- Radiation hardness
  - Backgrounds are estimated to be: TID: 10 Mrad/year and NIEL flux  $5 \times 10^{13} / \text{cm}^2 / \text{year}$
- Trigger latency
  - The Belle II trigger system takes >5  $\mu\text{s}$  for the trigger decision.
- Low material
  - Thinned sensor is beneficial to keep low material in the tracking volume.
  - With thinned sensors, the resolution degradation for angled tracks is mitigated.
  - The slant layers (in the current SVD) will not be necessary → Simpler detector geometry

2022/10/24

T. Tsuboyama @ Vertex2022 conference at Tatemayo Japan

<https://indico.cern.ch/event/1140707/contributions/5036352/attachments/2533480/4359729/tsuboyama-Belle2-vertex-upgrade-S3.pdf>

[https://indico.cern.ch/event/1140707/contributions/4988213/attachments/2533474/4359608/Vertex2022\\_khkang\\_v3.pdf](https://indico.cern.ch/event/1140707/contributions/4988213/attachments/2533474/4359608/Vertex2022_khkang_v3.pdf)

<https://indico.cern.ch/event/829863/contributions/5062886/attachments/2568342/4428391/baudot-pixel2022.pdf>


### Self-supported oil silicon module

- Inherited from Belle II-PXD, also explored with ATLASPix →
- 4 contiguous sensors diced out of wafer => 12cm long
- Interconnected with redistribution layer
- Heterogeneous thinning
  - "thick" edge wafers for diffusion
  - thin (40  $\mu\text{m}$ ) sensitive area
- Air-cooled
  - Fast simulations with 200 mW/cm<sup>2</sup> encouraging



### Prototyping on-going

- Process evaluation with dummy wafers
- Thermo-mechanical tests
  - Using relative heaters
- Electrical tests with RDL
  - Signal integrity, power delivery




# Example of trade off: MIMOSIS

## MIMOSIS-1 chip for CBM-MVD @ FAIR

Parameter	Value
Technology	TowerJazz 180 nm
Epi layer	~ 25 $\mu\text{m}$
Epi layer resistivity	> 1 $k\Omega\text{cm}$
Sensor thickness	60 $\mu\text{m}$
Pixel size	26.88 $\mu\text{m}$ $\times$ 30.24 $\mu\text{m}$
Matrix size	1024 $\times$ 504 (516096 pix)
Matrix area	$\approx$ 4.2 $\text{cm}^2$
Matrix readout time	5 $\mu\text{s}$ (event driven)
Power consumption	40-70 $\text{mW}/\text{cm}^2$




- ✓ Based on ALPIDE architecture
  - Multiple data concentration steps
  - Elastic output buffer
  - 8 x 320 Mbps links (switchable)
  - Triple redundant electronics
- ✓ Pixel variants: DC/AC (top bias up to >20V)
- ✓ Different epitaxial variants tested



Pic from: Munkler, Vertex 2018, Status of silicon detector R&D at CLIC  
Carlos, TREDI 2019, Results of the Malta CMOS pixel detector prototype for the ATLAS Pixel ITK

## Intense test beam campaign(2021-22)

- ✓ Mimosis-2 submission these weeks
  - Thicker epi layer tests
  - Test prototype for 1  $\mu\text{s}$  readout time



MIMOSIS = a milestone for Higgs factories (5  $\mu\text{m}$  /  $\leq$  5  $\mu\text{s}$ )

# Current large CMOS Monolithic Active Pixel Sensors



Sensor	MIMOSA26/28	ALPIDE	MIMOSIS-1	TJ-MONOPIX2	MALTA-2	LF-MONOPIX2	ARCADIA MD2	ATLASPix-3	MuPix10
Date	2008/10	2015-17	2021	2021	2021	2021	2021	2019	2020
Labo/Collab	IPHC	CERN+	IPHC	CERN-Bonn+	CERN+	Bonn-CERN+	INFN	KIT+	KIT+
Techno	AMS-350 nm	TJ-180 nm	TJ-180 nm	TJ-180 nm	TJ-180 nm	LF-150 nm	LF-110 nm	TSI 180 nm	TSI 180 nm
Pixel pitch ( $\mu\text{m}^2$ )	<b>18.4x18.4</b> 20.7x20.7	29x27	30x27	33x33	36.4x36.4	150x50	25x25	150x50	80X81
#Columns x #Rows	1152x576 960/928	1024x512	1024x504	512x512	256x512	56x340	512x512	132x372	256x250
Sensitive area ( $\text{mm}^2$ )	21.2x10.6 19.7x19.2	27.5x15.0	31.0x13.6	16.9x16.9	10x20	8.4x17	12.8x12.8	19.8x18.6	20.5x20.0
Time Stamp (ns)	112/ $\times 10^3$	5000	5000	<b>25</b>	<b>25</b>	<b>25</b>	?	<b>25</b>	<b>20</b>
Trigger latency ( $\mu\text{s}$ )	Continuous r.o.	Contin./Trig. 2	Continuous	Global shutter	Global shutter	Continuous	?	25	-
Output charge (bits)	1	1	1	7		6	?	7	5
Bandwidth (Mbits/s)	180	1200	<b>3200</b>	320	1300		2000	1300	<b>3800</b>
Power ( $\text{mW}/\text{cm}^2$ )	300/150	18-35	~50	O(200)	>70		O(20) ?	150	<350
Hit rate (Mhz/ $\text{cm}^2$ )	O(0.1)	<10	15-70	<b>&gt;100</b>	<b>&gt;100</b>	<b>&gt;100</b>	<b>&gt;100</b>	<b>&gt;100</b>	?
TID kGy	2	27	100	1000	1000		?	1000	-
Fluence ( $\times 10^{13} \text{n}_{\text{eq}} \cdot \text{cm}^{-2}$ )	0.1	1.7	10	<b>300</b>	<b>300</b>	100	?	100	100

J. BAUDOT. - MAPS ACTIVITIES AT IPHC-STRASBOURG - KEK, 2022/11/29

# Depleted MAPS: small and large collection electrodes

- ✓ High field almost everywhere
- ✓ Short drift distances
- ✓ Higher radiation tolerance

- ✓ Very small sensor capacitance  $\sim 5$  fF
- ✓ Reduced noise & power
- ✓ Readout outside charge collection well: less cross talk



From Norbert Wermes, [Trento2020](#)

- Stronger electric field results in less trapping and higher radiation tolerance
- Larger electric field comes at a cost: more capacitance, power and more noise



From E. Vilella, [Vertex2018](#)

# Mechanics

## Going into the future of mechanics

Identified by DOE BRN effort & CPAD

- Scaling of low-mass detector system towards irreducible support structures with integrated services. Includes: integrated services, power management, cooling, data flow, and multiplexing.




- Collaboration with material sciences, companies for novel materials, and latest techniques.
- Example: Cutting-edge composite manufacturing techniques, in-house
- **Reduce mass & boost thermal performance**


# Hybrid strip detectors

## Hybrid strip detectors:


- baseline for ILC trackers (also suitable for CLIC outer layers)
- Well-established technology (e.g. HL-LHC)
  - low material + power (sparse readout)
  - large and fast signals ( $dE/dx$ )
  - high spatial resolution (charge interpolation) in R/phi direction
  - Allows for testing of advanced sensor concepts (e.g. stitched passive CMOS strip sensors)
  - Challenges: not for high occupancy regions; complex interconnect




## Lycoris module



- Lycoris development DESY / SLAC:
  - 320  $\mu\text{m}$  thick SiD strip sensors, 25  $\mu\text{m}$  pitch
  - KPix r/o ASIC
  - Chip bump-bonded on-sensor  $\rightarrow$  high fill factor
  - 7  $\mu\text{m}$  single-point resolution achieved in test beam
  - Test-case: beam telescope for PCMag@DESY



## Stitched passive CMOS sensors



Freiburg,  
DESY,  
Bonn

<https://indico.cern.ch/event/995633/contributions/4259384/attachments/2209268/3738710/Passive%20CMOS%20Strip%20Sensors.pdf>

[https://indico.cern.ch/event/995633/contributions/4259345/attachments/2210031/3740113/LCWS\\_2021.pdf](https://indico.cern.ch/event/995633/contributions/4259345/attachments/2210031/3740113/LCWS_2021.pdf)

October 6, 2022

Tracking and Vertexing for Higgs Factories

17

Dominik Dannheim (CERN)