Contribution ID: 20 Type: not specified

## Design strategies towards a small pixel size in a large DMAPS prototype in a 150 nm CMOS process

Wednesday 21 June 2023 09:20 (20 minutes)

LF-Monopix2 is the latest prototype in a decade-long R&D effort to develop a large DMAPS device in a 150 nm CMOS process. All pixels in this chip contain both digital and analog electronics within their collection node and they are read-out through a fast column-based synchronous architecture. The design follows the so-called 'large electrode" approach, where a careful layout of each pixel's wells and circuitry is necessary in order to avoid low breakdown voltage or spurious signals coupled to the collection node due to digital activity.

This contribution will outline the design strategy of the LF-Monopix chip series, with an emphasis on the pixel layout design for small pixel size and cross-talk mitigation. In addition, it will present an outlook of the challenges and possible approaches to reduce it even further in a future device.

Primary author: WANG, Tianyang

Co-authors: HABIB, Alexandre (Centre National de la Recherche Scientifique (FR)); ROZANOV, Alexandre (CPPM, Aix-Marseille Université, CNRS/IN2P3 (FR)); BESPIN, Christian (University of Bonn (DE)); HUEGGING, Fabian (University of Bonn (DE)); GUILLOUX, Fabrice (Université Paris-Saclay (FR)); KRUEGER, Hans (University of Bonn); CAICEDO SIERRA, Ivan Dario (University of Bonn (DE)); DINGFELDER, Jochen Christian (University of Bonn (DE)); SCHALL, Lars Philip (University of Bonn); BARBERO, Marlon B. (CPPM, Aix-Marseille Université, CNRS/IN2P3 (FR)); WERMES, Norbert (University of Bonn (DE)); BREUGNON, Patrick (Centre National de la Recherche Scientifique (FR)); Mr PANGAUD, Patrick (CPPM, Aix Marseille Université, CNRS/IN2P3, Marseille, France); SCHWEMLING, Philippe (CEA/IRFU,Centre d'etude de Saclay Gif-sur-Yvette (FR)); BARRILLON, Pierre (Aix Marseille Univ, CNRS/IN2P3, CPPM, Marseille, France); RYMASZEWSKI, Piotr (University of Bonn (DE)); ZHANG, Sinuo (University of Bonn (DE)); HIRONO, Toko (University of Bonn (DE)); HEMPEREK, Tomasz (University of Bonn (DE)); DEGERLI, Yavuz (CEA Saclay)

Presenter: WANG, Tianyang

Session Classification: Monolithic devices