From "Organisation of the DRD7 collaboration" V6, 09/5/23:

- DRD7 is an R&D collaboration, and *will not provide a design or fabrication service for ASICs or other components*; this is the role of engineering teams at institutes and laboratories participating in the various DRD projects.
- Where common developments across DRDs are agreed, either of IP, or of complete devices or subsystems, DRD7 is available to set up a review and coordination body.
- Funding for specific electronic developments and prototypes in DRDs should be allocated to the relevant collaborations, with
  prioritisation decisions made by the collaborations as part of their funding request and review. In case of complex electronics
  developments (and in particular of ASICs), a review coordinated by DRD7 will be instrumental in lowering the development risk and
  limiting duplication of effort.
- Funding for DRD7 R&D and coordination activities will be separately requested, including the costs of common tools, the costs of
  specialised personnel (for instance, verification experts), specific R&D developments at both device and system level, and the technical
  facilities necessary for R&D.
- Proposals for R&D projects involving electronics and data-processing can be included in either detector-related DRDs or in DRD7, taking into account the following guidelines:
  - Projects in DRD7 will target common generic developments, or exploration of cutting-edge technologies requiring negotiated access to frameworks and complex design flows. They may involve high costs, expert coordination or unique expertise, and can possibly only be effectively delivered as a common community effort. They will follow design practices enabling later volume production in industry and/or using COTS components.
  - Projects in individual DRDs will target developments driven by DRD-specific requirements. They will typically be smaller-scale prototypes exploring or benchmarking novel concepts or technologies and delivering demonstrators. They will focus on diversity and originality, but will not necessarily be suitable for large-scale production.
- > We should try to identify if *common generic development* concerning ASIC and/or DAQ can be setup across our collaboration
- The targets of tasks in DRD1 WPs (see next slides) are overlapping in many aspects, but still they may require separate developments
- Building blocks and IPs (ASIC sub-blocks, FPGA IPs or software components) may be exchanged within the DRD1 and DRD7 communities, with coordination from relevant bodies.

Т3	New front-end electron	- 1 fC threshold - High-sensitivity	WG5, WG7	1.1	- Integration of in the detector Far		IFIN-HH, INFN-FE,	#	Task	Performance Goal	DRD1 WGs	ECFA DRDT	Comments	Deliv. next 3y	Interested Institutes
		electronics to help achieving stable and efficient operation up to ≈MHz/cm <sup>2</sup>	(7.1,2)		cage - Integration of tronics and readout	based on gas de- tector simulation and experimental measurements - Development	INFN-BA, INFN-BO, INFN-TO, IRFU/CEA, IPPLM,	T4	Low-power FEE	- <5 mW/ch for >10 <sup>6</sup> pad TPC - ASIC de- velopment in 65 nm CMOS	WG5	1.3	- Continuous vs. pulsed	- Present stable opera- tion of a multi-channel TPC prototype with a low- power ASIC	IHEP CAS
						and test of a front- end prototype - High throughput multichan- nel FE (peak time/amplitude based VMM3a): performance studies and opti- mization.	INFN-RM2, U Cambridge, CERN	T1	Development of high-granularity demonstrators	<ul> <li>Cell size ≈1 cm<sup>2</sup></li> <li>Channel count ≈10k per m<sup>2</sup></li> </ul>	WG5, WG7 (7.2)	1.1	<ul> <li>Innovative signal- induction structures to balance readout cost and performance</li> <li>Front-end electronics</li> </ul>	- Performance validation of a technology demonstrator in- beam	VUB and UGent, IP21, MPP, WIS, INFN-RM2, CERN, INFN- NA, INFN-RM3, INFN-BA, INFN- LNF, CIEMAT, Istinye U, U Cambridge
T4	Optimization of scal able multichannel read out systems		WG5	1.1, 1.2	<ul> <li>FPGA-based arch ture</li> <li>FPGA with embe processing for trijing and ML</li> <li>Basic firmware software can be strapped from exi readout system</li> </ul>	by the end of 2024 for com- missioning at test beam and boot- Readout: Contin-	IFIN-HH, INFN-BO, U Bonn, IPPLM, CIEMAT, CERN	T4	FEE	- Stability at high input capacitance - Low noise - Large dynamic range	WG5	1.2		- Present an ASIC con- cept/prototype	IFUSP, NISER Bhubaneswar, INFN-PD, INFN-TS, AGH- Krakow, IPPLM, U Manchester, MSU, SBU, JLab, DIPC
T	Development of	- High bandwidth WG5,	1.1,	- Ach	ieve efficient clus-	systems, syn- chronization with other DAQs.	IHEP CAS,	T5	Low-noise FEE	<ul> <li>High input capacitance</li> <li>Large dynamic range</li> <li>Fast rise time</li> <li>Sensitivity to</li> </ul>	WG5	1.2		sign - Full GSI, MP readout-chain PV, LIF for multichannel U Mancl readout solutions JLab, II	IP21, IRFU/CEA, P, INFN-PD, INFN- -Coimbra, CERN, hester, MSU, SBU, NFN-TO, RBI, U , INFN-RM2
	front-end ASICs for cluster count- ing	- High gain WG7 - Low power (7.2) - Low mass	1.2		ounting and cluster g performances	tion and test of the first prototype of the front- end ASIC for cluster	CNRS-LSBB, INFN-RM1, INFN-LE,			- Sensitivity to small charges - Low noise				(discrete and ASICs)	
						counting	INFN-PD, INFN-BA, INFN-TO, SBU, IPPLM		2 Enhanced oper- ation of charge readout across gas densities	<ul> <li>Achieve an ionization-energy threshold of at least ≈keV in the</li> </ul>	WG1, WG5, WG6, WG7	1.2, 1.4	- High avalanche gain across gas densities in CF <sub>4</sub> , H <sub>2</sub> , He, Ar, Xe -based TPCs with	<ul> <li>Low-pressure nuclear track reconstruction at ≈10 keV.</li> <li>1 keV ionization-energy threshold at high pressure.</li> </ul>	IRFU/CEA, GANIL, U Bonn, ANU, U Zaragoza,
T	Develop scalable multichannel DAQ board	<ul> <li>High sampling rate</li> <li>Dead-time-less</li> <li>DSP + filtering</li> <li>Time stamping</li> <li>Track triggering</li> </ul>	1.1, 1.2	ture	GA-based architec- , algorithms-based are	- A working prototype of a scalable multichan- nel DAQ board	IHEP CAS, INFN-LE, INFN-BA, UW-Madison, IPPLM, INFN-BO		gas uchanics	range 10 mbar to 10 bar (and, in the case of noble gases, to saturated vapours and even to the liquid state) with a scalable			keV-sensitivity. - Fine track sampling capabilities in the range of 10's of μm to few mm. - High-density and low-power electronics,	<ul> <li>Few MeV's-proton tracking at 10 bar in argon-based gas.</li> <li>Reconstruction of MeV- nuclei with mm and sub-mm sampling at varying pressure and gas conditions.</li> <li>Stability of reconstruction</li> </ul>	U Colorado, Fermilab, UH Manoa, MSU, RWTH Aachen, HUJI, U Bursa, U Bolu-Abant, U Warwick,
Т	4 Optimization of electronic readout and ASIC devel- opment	<ul> <li>Time readout with sub-ns precision</li> <li>Leading and trailing edge time readout</li> </ul>	WG5, WG7 (7.1- 2)	1.1	- Dedicated R&D on ASIC	ment - Development of readout system	INFN-PV, MPP, HUJI, JU-Krakow, AGH-Krakow, CERN, U Bursa, U Manchester, U South Carolina, INP-Almaty			concept. - Reconstruction of MeV-nuclei of variable stopping power, with mm and sub-mm sam- pling.			with the ability to self-trigger. - TimePix-based charge readouts.	of nuclear-reaction byprod- ucts over a large range of pri- mary ionizations.	WIS, CNRS- IN2P3/UGA, ISNAP, U Coim- bra, INFN-LNS, SINP Kolkata, U Hamburg, U Aveiro, U New Mexico, AUTH , U Kobe

- Front-end ASIC development mentioned 8 times -> is there potential for common developments?
- DAQ development mentioned 3 times

## Electronics wish-list in DRD1

- High performance charge-sensitive front-end circuit specific for medium and large volume gaseous detectors (MPGD, TPC, drift chambers, straw tubes, RPC, ...)
  - High input capacitance ( 2-2000 pF )
  - Low noise/high sensitivity (eg. ~100e@2pF)
  - Low power ( ~ mW/ch)
  - High dynamic range (12-14bits, 1:50000)
  - Precise timing (10-100ps)
  - High event-rate (1MHz/cm2 -> @1m x 1mm sensitive area/ch -> 10MHz/channel)
- Architectural innovations R&D
  - Versatile front-end circuitry (variable parametric front-end and shaping circuit, variable resource distribution,...)
  - Cluster-counting (continuous readout, 1GHz analog bandwidth front-end, 2GSps high-sampling rate, on-line processing with direct mathematical algorithms or Machine Learning)
  - Deadtime-less readout, self-trigger vs continuous sampling with digital data compression
  - High-rate data-acquisition (> 1MHz/ch, up to Tb/s total DAQ bandwidth scalable systems mapped on switched networks )
  - Signal/Event Processing on- or off-chip (eg. peak finding, baseline restoration, feature extraction, ... reusable IP library for online use in FPGA/ASIC or offline in software)
- Technological developments
  - High-voltage tolerance/spark protection
  - Detector biasing via ASIC (eg TSV for HV)
  - Combined detector & electronics assembly technology, cooling & services integration (integration of the FE electronics in the detector Faraday cage)

## DRD7 Working Groups

High-rate scalable DAQ

	<ul> <li>WG 7.1: Data density and power efficiency</li> <li>Szymon Kulis (CERN), Jeffrey Prinzie (KU Leuven), Jan Tracka (CERN)</li> </ul>	<ul> <li>WG 7.5: Backend systems and COTS</li> <li>Conor Fitzpatrick (Uni Manchester), Niko Neufeld</li> </ul>
	<ul> <li>Jan Troska (CERN)</li> <li>High data-rate ASICs and systems</li> <li>New link technologies, including silicon photonics technology</li> <li>Power conversion and efficiency optimisation</li> </ul>	<ul> <li>(CERN), NN</li> <li>Use and adaptation of advanced COTS technologies</li> <li>Real-time software and firmware development</li> <li>System-level control and readout</li> <li>WG 7.6: Complex imaging ASICs and</li> </ul>
Versatile front-end	<ul> <li>WG 7.2: Intelligence on the detector</li> <li>Davide Ceresa (CERN), Francesco Crescioli (IN2P3-LPNHE), Frédéric Magniette (IN2P3-LLR)</li> <li>Front-end programmability and modular design</li> <li>Intelligent power management</li> <li>Advanced data reduction techniques</li> </ul>	<ul> <li>technologies</li> <li>Marlon Barbero (IN2P3-CPPM), Michele Caselle (KIT), Iain Sedgwick (RAL), Walter Snoeys (CERN)</li> <li>Common access framework to selected imaging technologies</li> <li>Common IP for imaging ASICs</li> </ul>
Precise timing, / ADC & TDC	<ul> <li>WG 7.3: 4D and 5D techniques</li> <li>Sophie Baron (CERN), Marek Idzik (AGH-Kracow), Adriano Lai (INFN-Cagliari)</li> <li>High-performance sampling</li> <li>High-precision timing distribution</li> <li>Novel on-chip architectures</li> </ul>	<ul> <li>3D integration and interconnects</li> <li>WG 7.7: Tools and technologies</li> <li>Kostas Kloukinas (CERN), Xavi Llopart (CERN), Mark Willoughby (RAL)</li> <li>Access and support to qualified technologies and tools</li> <li>Investigation of emerging microelectronics</li> </ul>
	<ul> <li>WG 7.4: Extreme environments</li> <li>Giulio Borghello (CERN), Oscar Francisco (Uni- Manchester), Manuel Rolo (INFN-Torino)</li> <li>Cryogenic technology and operation</li> <li>Thermal management of ASICs</li> <li>Radiation hardness</li> </ul>	technologies

- Gaseous detector type front-end does not seem to be represented. Perhaps we can propose a sub-task (eg. in WG 7.6)
- Common developments focusing on a smaller number of optimisation directions which could satisfy requirements of
  more detector technologies and applications would bring more visibility and support
- Exchange and/or common development of building blocks and IPs (ASIC sub-blocks, FPGA IPs or software components) should be encouraged

## Backup slides

Task	Performance goal	Comments	Possible deliverables next 3-5 y
<b>(Muon systems)</b> New front end electronics	<ul> <li>- 1 fC threshold</li> <li>- Geometrical avalanche quenching</li> <li>- High sensitivity electronics and new detector structures to achieve stable and efficient</li> <li>operation (rate, occupancy) up to O(MHz/cm2)</li> </ul>	<ul> <li>Study of the integration of the FE electronics in the detector Faraday cage</li> <li>Study of the integration of electronics and readout PCB</li> </ul>	<ul> <li>Conceptual electronics design based on gas detector simulation and experimental measurements</li> <li>Development and test of a front-end prototype</li> </ul>
(Large-volume drift chambers) Front-end ASIC for cluster counting	<ul> <li>High bandwidth</li> <li>High gain</li> <li>Low power</li> <li>Low mass</li> </ul>	achieve efficient cluster counting and cluster timing performances	full design, construction and test of a first prototype of the front-end ASIC for cluster counting
<b>(Straw chamber)</b> Electronic readout, ASIC	<ul> <li>Time readout with sub-ns precision</li> <li>Leading edge and trailing edge time readout</li> </ul>	- Dedicated R&D on ASIC	- ASIC - Readout system
(Time Projection Chambers) Low-power FEE	•< 5 mW/ch for >1e6 pad TPC - ASIC development in 65 nm CMOS	•continuous vs. pulsed	- Present stable operation of a multi- channel TPC prototype with a low- power ASIC
(Gaseous photon detectors) FEE	<ul> <li>High input C</li> <li>Low noise</li> <li>large dynamic range</li> </ul>	•	- present an ASIC concept/prototype
(Gaseous timing detectors) Low-noise FEE	<ul> <li>High input C</li> <li>large dynamic range</li> <li>Fast rise time</li> <li>sensitivity to small charge</li> <li>Low noise</li> </ul>	•	Define an ASIC

Task	Performance goal	Comments	Possible deliverables next 3-5 y
<b>(Muon systems)</b> Scalable multichannel readout system	•Front-end link concentrator to a powerful FPGA with possibilities of triggering an O(20GBit/s) to DAQ	<ul> <li>FPGA based architecture</li> <li>FPGA with embedded</li> <li>processing for triggering and</li> <li>ML</li> <li>Basic firmware and software</li> <li>can be bootstrapped from</li> <li>existing readout system</li> </ul>	First prototype by end of 2024 for commissioning at test beams
<b>(Large-volume drift chambers)</b> Scalable multichannel DAQ board	<ul> <li>High sampling rate</li> <li>Dead-time-less</li> <li>DSP and filtering</li> <li>Event time stamping</li> <li>Track triggering</li> </ul>	<ul> <li>FPGA based architecture</li> <li>ML algorithms-based</li> <li>firmware</li> </ul>	working prototype of a scalable multichannel DAQ board
<b>(Straw chamber)</b> Electronic readout, ASIC	<ul> <li>Time readout with sub-ns precision</li> <li>Leading edge and trailing edge time</li> <li>readout</li> </ul>	- Dedicated R&D on ASIC	- ASIC - Readout system