




# Introduction into Electronics

- (1) Reminder: Electrical circuits
- (2) Analog electronics
- (3) Digital electronics




# Introduction into Electronics


## (1) Reminder: Electrical circuits

# Basic elements


Power source:



DC voltage source:



DC current source:




AC source:

$$U(t) = U_0 \sin(\omega t)$$


$$\hat{U} = U_{\text{eff}} = U_0 / \sqrt{2}$$





Resistance:



$$U = R \cdot I.$$





Capacitance:



$$Q = C \cdot U$$

$$i(t) = \frac{dq}{dt} = C \cdot \frac{du}{dt}$$

Inductance:




$$u(t) = L \frac{di}{dt}$$


# AC resistance

$$U(t) = U_0 \sin(\omega t)$$


**Resistance:**



$$I_R = \frac{U_R}{R}$$




**Capacitance:**




$$\hat{U}_C = \hat{I}_C X_C$$

$$X_C = \frac{1}{\omega_a C}$$




**Inductance:**



$$\hat{U}_L = \hat{I}_L X_L$$


$$X_L = \omega_a L$$



# Networks


## Junction rule:

$$\sum_{k=1}^n I_k = 0$$



## Loop rule


$$\sum_{k=1}^n U_k = 0$$



# Networks


## Junction rule:

$$\sum_{k=1}^n I_k = 0$$




## Loop rule

$$\sum_{k=1}^n U_k = 0$$




## Resistance in series:



$$R_{\text{total}} = R_s = R_1 + R_2 + \dots + R_n$$

## Resistance in parallel:




$$\frac{1}{R_{\text{total}}} = \frac{1}{R_1} + \frac{1}{R_2} + \dots + \frac{1}{R_n}$$

# Networks


## Junction rule:

$$\sum_{k=1}^n I_k = 0$$





## Loop rule

$$\sum_{k=1}^n U_k = 0$$



## Impedance in AC circuits




Impedance Z:

$$\hat{I} = \frac{\hat{U}}{Z}$$


$$Z = \sqrt{R^2 + (X_L - X_C)^2}$$

## Resistance in series:



$$R_{\text{total}} = R_s = R_1 + R_2 + \dots + R_n$$

## Resistance in parallel:




$$\frac{1}{R_{\text{total}}} = \frac{1}{R_1} + \frac{1}{R_2} + \dots + \frac{1}{R_n}$$

# Networks


## Junction rule:

$$\sum_{k=1}^n I_k = 0$$





## Loop rule

$$\sum_{k=1}^n U_k = 0$$



## Impedance in AC circuits




Impedance Z:

$$\hat{I} = \frac{\hat{U}}{Z}$$


$$Z = \sqrt{R^2 + (X_L - X_C)^2}$$

## Resistance in series:




$$R_{\text{total}} = R_s = R_1 + R_2 + \dots + R_n$$

## Resistance in parallel:



$$\frac{1}{R_{\text{total}}} = \frac{1}{R_1} + \frac{1}{R_2} + \dots + \frac{1}{R_n}$$

## Low pass




$$X_C = \frac{1}{\omega_a C}$$



# Networks


## Junction rule:

$$\sum_{k=1}^n I_k = 0$$





## Loop rule

$$\sum_{k=1}^n U_k = 0$$



## Impedance in AC circuits




Impedance  $Z$ :

$$\hat{I} = \frac{\hat{U}}{Z}$$


$$Z = \sqrt{R^2 + (X_L - X_C)^2}$$

## Resistance in series:




$$R_{\text{total}} = R_s = R_1 + R_2 + \dots + R_n$$

## Resistance in parallel:




$$\frac{1}{R_{\text{total}}} = \frac{1}{R_1} + \frac{1}{R_2} + \dots + \frac{1}{R_n}$$

## Low pass



## high pass





$$X_C = \frac{1}{\omega_a C}$$





## (2) Analog electronics

# Diode: pn junction and biasing



Electrons cross the junction from n to p type → depletion zone, barrier voltage

# Diode: pn junction and biasing



Electrons cross the junction from n to p type  $\rightarrow$  depletion zone, barrier voltage

Current-voltage characteristic

# Diode: forward biasing

**Ideal diode** (forward bias):

$$I(U) = I_S \cdot \left( e^{\frac{U}{U_T}} - 1 \right)$$

$I_S$ : leakage current  $\approx 1-100 \mu\text{A}$

$U_T = kT/e \approx 40 \text{ mV}$


**Real diode** (forward bias):

$I(U)$  only  $> 0$

for  $U > \text{Barrier Voltage}$  ( $\approx 0.3-0.8\text{V}$ )


**Differential resistance:**

$$r = \frac{dI}{dU}$$



Current-voltage characteristic


# Zener diodes: reverse biasing





Conventional diodes will typically be destroyed if operated with large reverse-bias voltages.

But a Zener diode is designed to be operated with reverse bias.

Resistance breaks down at the Zener voltage: tunneling of electrons from the p-type valence band into the n-type conduction band  
→ Voltage stabilizer, reference voltage




# Zener diodes: reverse biasing



Conventional diodes will typically be destroyed if operated with large reverse-bias voltages.


But a Zener diode is designed to be operated with reverse bias.

Resistance breaks down at the Zener voltage: tunneling of electrons from the p-type valence band into the n-type conduction band  
→ Voltage stabilizer, reference voltage




# Circuits with diodes (1)

## Half-wave rectifier




Blocks negative half waves






# Circuits with diodes (1)


## Half-wave rectifier




Blocks negative half waves



## Half-wave rectifier with smoothing capacitor




Half waves smoothed



# Circuits with diodes (2)

## Full-wave Bridge rectifier




Diodes are arranged such that the positive pole is always connected to the same point.

--> Inverts negative half waves




# Circuits with diodes (2)

## Full-wave Bridge rectifier




## Bridge rectifier with smoothing capacitance



# Circuits with diodes (2)

## Full-wave Bridge rectifier





Diodes are arranged such that the positive pole is always connected to the same point.

--> Inverts negative half waves

## Voltage regulation/limitation:



If the initial voltage becomes larger than the Zener voltage the Zener current increases  $\rightarrow$  resistance drops

## Bridge rectifier with smoothing capacitance




# Transistors

- Active, controllable semiconductor devices.
- Amplify and switch signals and power
- Main types:
  - **Bipolar junction transistor (BJT)**
    - here: **npn transistor**
    - pnp transistor: works in an analogous manner
  - **Field Effect Transistor (FET)**
    - MOSFET: **NMOS/PMOS**
    - CMOS: combines NMOS and PMOS




*Contemporary Integrated Circuits (IC) are in general not build from discrete transistors but need to understand the transistor principle to understand IC*


# Bipolar Junction Transistor



Base-Emitter diode: operated in forward direction




# Bipolar Junction Transistor




Base-Collector diode:  
operated in reverse bias  
→ “leakage” collector current  $I_C$

Base-Emitter diode: operated  
in forward direction




# Bipolar Junction Transistor




Base-Collector diode:  
operated in reverse bias  
→ “leakage” collector current  $I_C$

Base-Emitter diode: operated  
in forward direction  
→ electrons drift into the base  
→ some electrons reach the  
p-n transition region of the  
Base-Collector diode  
→ increase collector current  $I_C$






# Bipolar Junction Transistor



Base-Collector diode:  
operated in reverse bias  
→ “leakage” collector current  $I_C$

Base-Emitter diode: operated  
in forward direction  
→ electrons drift into the base  
→ some electrons reach the  
p-n transition region of the  
Base-Collector diode  
→ increase collector current  $I_C$





$$I_E = I_C + I_B$$

$$U_{CE} = U_{CB} + U_{BE}$$

$$I_B / U_{BE} \rightarrow \text{control} \rightarrow I_C$$


# npn BJT: characteristics (1)

## Input characteristics





# npn BJT: characteristics (1)

Input characteristics



Output characteristics




**Saturation region:**  
Small changes in  $U_{CE}$  lead to large change in  $I_C$   
→ switches etc.

**Active region:**  
Small change in base current  $I_B$  lead to large change in collector current, nearly independent of  $U_{CE}$   
→ Current amplification etc.


# npn BJT: characteristics (2)

- working point in active region



# Selecting the working point

## Example circuit



(Calculation: see appendix)

## Voltage divider biasing

The voltage  $U_B$  across  $R_2$  forward-biases the BE junction


$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If  $R_1, R_2$  are sufficiently small, the base current does not impact the base voltage

$$I_B \cdot R_1 \ll U_0 \quad \rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

# Selecting the working point

## Example circuit



## Voltage divider biasing

The voltage  $U_B$  across  $R_2$  forward-biases the BE junction

$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If  $R_1, R_2$  are sufficiently small, the base current does not impact the base voltage


$$I_B \cdot R_1 \ll U_0 \quad \rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

## Stabilizing WP by adding emitter resistance $R_E$

Reduces  $U_{BE}$  if base current  $I_B$  becomes too large.

# Selecting the working point

Example circuit



## Voltage divider biasing

The voltage  $U_B$  across  $R_2$  forward-biases the BE junction

$$U_B = U_0 \cdot \frac{R_2}{R_1 + R_2} - I_B \cdot \frac{R_1 R_2}{R_1 + R_2}$$

If  $R_1, R_2$  are sufficiently small, the base current does not impact the base voltage

$$I_B \cdot R_1 \ll U_0 \quad \rightarrow \quad U_B \approx U_0 \cdot \frac{R_2}{R_1 + R_2}$$

## Stabilizing WP by adding emitter resistance $R_E$

Reduces  $U_{BE}$  if base current  $I_B$  becomes too large.

Effect on AC signal can be mitigated by adding a capacitor in parallel

$\rightarrow R_E \parallel R_C$  reduced for high frequencies,  $R \approx R_E$  for low frequencies

# FET


BJT not suited for Integrated Circuits (IC): base currents would overheat the IC

→ use FETs: similar operation as with BJT but:

- controlled with negligible currents
- smaller area
- transfer characteristics more linear
- less noise


Example n-channel MOSFET (Metal-Oxide-Silicon FET):

- p-doped substrate
- n-doped channels: Source, Drain
- Gate isolated from substrate by e.g.  $\text{SiO}_2$ 
  - → no Gate-Source/Drain currents






# N-channel MOSFET: operation




- No source drain current

# N-channel MOSFET: operation





- No source drain current




- Electrons from p-doped substrate drawn towards positively charged gate
- → channel allows for S-D current  $I_D$

# N-channel MOSFET: operation



- No source drain current



- Electrons from p-doped substrate drawn towards positively charged gate
- → channel allows for S-D current  $I_D$



Typically, smaller transconductance than BJT  
 (transconductance = output current / input voltage  
 on case of FET  $\approx$  drain current / gate-source voltage)



# Operational amplifier (op amp)

Difference amplifier with two inputs and one output



# Operational amplifier (op amp)

Difference amplifier with two inputs and one output





Characteristics:

- Output voltage proportional to the difference between the input voltages: very high amplification (> 10000-100000)

# Operational amplifier (op amp)


Difference amplifier with two inputs and one output



Characteristics:

- Output voltage proportional to the difference between the input voltages: very high amplification (> 10000-100000)
- If used with negative feedback ( $U_a$  connected with  $U_-$ ) the op amp regulates  $U_+ = U_-$  [1]
- Negligible input current (into the op amp) [2]
- The maximum output voltage is the power supply voltage


$$U_a = v_0 \cdot (U^+ - U^-)$$



negative feedback

# Op amp circuits

## Inverting amplifier



$$[2] \rightarrow I_1 = \frac{U_e - U^-}{Z_1} = \frac{U^- - U_a}{Z_2} = I_2$$

$$[1] \rightarrow U^- = 0 \text{ V (virtual ground)}$$


$$\rightarrow U_a = -\frac{Z_2}{Z_1} U_e$$

→

- If used with negative feedback ( $U_a$  connected with  $U^-$ ) the op amp regulates  $U^+ = U^-$  [1]
- Negligible input current (into the op amp) [2]

# Op amp circuits

## Inverting amplifier




$$[2] \rightarrow I_1 = \frac{U_e - U^-}{Z_1} = \frac{U^- - U_a}{Z_2} = I_2$$

$$[1] \rightarrow U^- = 0 \text{ V (virtual ground)}$$

$$\rightarrow U_a = -\frac{Z_2}{Z_1} U_e$$

- If used with negative feedback ( $U_a$  connected with  $U^-$ ) the op amp regulates  $U^+ = U^-$  [1]
- Negligible input current (into the op amp) [2]

## Non-inverting amplifier



Negative feedback from voltage divider:


$$[1] \rightarrow U_e = U^- = \frac{Z_1}{Z_1 + Z_2} U_a$$

$$\rightarrow U_a = \left( \frac{Z_2}{Z_1} + 1 \right) U_e$$



# Op amp circuits

## Integrator




Virtual ground offset by input current  
→ op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_c$$

# Op amp circuits

## Integrator



Virtual ground offset by input current  
→ op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_c$$


Capacitor equation:

- Differential:  $I = C \frac{dU}{dt}$

- Integrated:  $U = \frac{1}{C} \int I dt$  (\*)

# Op amp circuits

## Integrator



Capacitor equation:

- Differential:  $I = C \frac{dU}{dt}$

- Integrated:  $U = \frac{1}{C} \int I_C dt$  (\*)

Virtual ground offset by input current  
→ op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_C$$


with(\*):

$$U_a = -\frac{1}{RC} \int_0^t U_e dt$$

→ The output voltage is proportional to the time integrated input voltage

# Op amp circuits

## Integrator



More Op amp circuits in appendix:

- Differential amplifier
- Schmitt trigger

Virtual ground offset by input current  
→ op amp passes a current that charges the capacitor to maintain the virtual ground

$$I_R = \frac{U_e}{R} \approx I_C$$

with(\*):

$$U_a = -\frac{1}{RC} \int_0^t U_e dt$$

→ The output voltage is proportional to the time integrated input voltage



## (3) Digital electronics

# Digital electronics

Work with only two **voltage levels** (depend on type and input/output)

- High: 1, typically 2-5V
- Low : 0, typically 0-1.5V


○ Hexadecimal 4-bit groups:

0000	0	0100	4	1000	8	1100	C
0001	1	0101	5	1001	9	1101	D
0010	2	0110	6	1010	A	1110	E
0011	3	0111	7	1011	B	1111	F

Example:

- Decimal: 2023
- Binary: 0000 0111 1110 0111
- Hexadecimal: 07E7

○ Boolean algebra: truth tables



		AND	OR
<i>x</i>	<i>y</i>	$x \wedge y$	$x \vee y$
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	1

NOT



















<i>x</i>	$\neg x$
0	1
1	0

Laws:


- Associativity
- Commutativity
- Distributivity

# Logical operations


Full table of symbols, including secondary operations

  	<p><b>Inverter</b> <math>y = \bar{x}</math></p> <table border="1"> <thead> <tr> <th>x</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	x	y	0	1	1	0	  	<p><b>AND</b> <math>y = x_1 \cdot x_2</math></p> <table border="1"> <thead> <tr> <th>x1</th> <th>x2</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	x1	x2	y	0	0	0	0	1	0	1	0	0	1	1	1	  	<p><b>NAND</b> <math>y = \overline{x_1 \cdot x_2}</math></p> <table border="1"> <thead> <tr> <th>x1</th> <th>x2</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	x1	x2	y	0	0	1	0	1	1	1	0	1	1	1	0									
x	y																																																	
0	1																																																	
1	0																																																	
x1	x2	y																																																
0	0	0																																																
0	1	0																																																
1	0	0																																																
1	1	1																																																
x1	x2	y																																																
0	0	1																																																
0	1	1																																																
1	0	1																																																
1	1	0																																																
  	<p><b>OR</b> <math>y = x_1 + x_2</math></p> <table border="1"> <thead> <tr> <th>x1</th> <th>x2</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	x1	x2	y	0	0	0	0	1	1	1	0	1	1	1	1	  	<p><b>NOR</b> <math>y = \overline{x_1 + x_2}</math></p> <table border="1"> <thead> <tr> <th>x1</th> <th>x2</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	x1	x2	y	0	0	1	0	1	0	1	0	0	1	1	0	  	<p><b>EXOR</b> <math>y = x_1 \oplus x_2</math></p> <table border="1"> <thead> <tr> <th>x1</th> <th>x2</th> <th>y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	x1	x2	y	0	0	0	0	1	1	1	0	1	1	1	0
x1	x2	y																																																
0	0	0																																																
0	1	1																																																
1	0	1																																																
1	1	1																																																
x1	x2	y																																																
0	0	1																																																
0	1	0																																																
1	0	0																																																
1	1	0																																																
x1	x2	y																																																
0	0	0																																																
0	1	1																																																
1	0	1																																																
1	1	0																																																

Simple diode-based  
AND gate




CMOS-based NAND gate



# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch







# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information



## Simple SR Latch



# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information



## Simple SR Latch



# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information



## Simple SR Latch



# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information


## Simple SR Latch




# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch





*stable situation*



# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch




*stable situation: The output has become independent of the “set” voltage*


# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch



*stable situation*




*Likewise, setting the reset to 1 and the set to 0, will lead to the inverse stable Situation*


# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch



*stable situation*



*Likewise, setting the reset to 1 and the set to 0, will lead to the inverse stable Situation*

*If the second inputs are 0, Q does not change latch is “opaque”*


→ *Gated or clocked SR latch*




# Flip Flop: SR latch

Flip flops (latches) are digital circuits with two stable states → store information

## Simple SR Latch



## Clocked SR Latch




*clk provides "1" in a clocked way*


# D-latch and serial register

Flip flops (latches) are digital circuits with two stable states → store information

**D- Latch:** only “set” input needed, due to **inverter**



symbol:




Truth table:

C	D	Q	$\bar{Q}$	Comment
0	X	$Q_{\text{prev}}$	$\bar{Q}_{\text{prev}}$	No change
1	0	0	1	Reset
1	1	1	0	Set


# D-latch and serial register

Flip flops (latches) are digital circuits with two stable states → store information


D- Latch: only “set” input needed, due to **inverter**



symbol:




... can be used to construct **serial shift register**




# D-latch and serial register

Flip flops (latches) are digital circuits with two stable states → store information


D- Latch: only “set” input needed, due to **inverter**



symbol:




... can be used to construct **serial shift register**




# D-latch and serial register

Flip flops (latches) are digital circuits with two stable states → store information


D- Latch: only “set” input needed, due to **inverter**



symbol:




... can be used to construct **serial shift register**




# D-latch and serial register

Flip flops (latches) are digital circuits with two stable states → store information


D- Latch: only “set” input needed, due to **inverter**



symbol:



... can be used to construct **serial shift register**






# Appendix

# Voltage divider biasing

## Revisiting Voltage divider biasing circuit



Reminder: The voltage  $U_B$  across  $R_2$  forward-biases the BE junction

Here: can use **nodal analysis**:

Apply Kirchhoff's current law (KCL) at **node 2**

Reminder the  $I_B - U_B$  relation does not follow Ohms law but a diode-like input characteristics (which for this exercise, we pretend not to know)


$$U1: \quad U_1 = U_0 - U_B \quad (1)$$

$$U2 \text{ KCL: } I_1 = I_2 + I_B \quad (2)$$



# Voltage divider biasing

## Revisiting Voltage divider biasing circuit



Reminder: The voltage  $U_B$  across  $R_2$  forward-biases the BE junction

Here: can use **nodal analysis**:

Apply Kirchhoff's current law (KCL) at **node 2**

Reminder the  $I_B - U_B$  relation does not follow Ohms law but a diode-like input characteristics (which for this exercise, we pretend not to know)

$$U1: \quad U_1 = U_0 - U_B \quad (1)$$


$$U2 \text{ KCL: } I_1 = I_2 + I_B \quad (2)$$

$$(1) \ \& \ (2) \quad \rightarrow \quad \frac{U_0 - U_B}{R_1} = \frac{U_B}{R_2} + I_B \quad \rightarrow \quad U_0 - U_B = U_B \frac{R_1}{R_2} + I_B R_1 \quad \rightarrow \quad U_B \frac{R_1 + R_2}{R_2} = U_0 - I_B R_1$$

$$\rightarrow \quad U_B = U_0 \frac{R_2}{R_1 + R_2} - I_B \frac{R_1 R_2}{R_1 + R_2}$$

# Op amp circuits

## Differential amplifier



$$[1] \quad U_- = U_+ = U$$

$$[2] \quad I_1 = \frac{U_1 - U}{R_1} = I_2 = \frac{U - U_a}{R_2}$$


$$\rightarrow \frac{U_1 R_2}{R_1} - \frac{U R_2}{R_1} = U - U_a$$

$$\rightarrow U_a = U \frac{R_2 + R_1}{R_1} - U_1 \frac{R_2}{R_1} \quad (*)$$

- If used with negative feedback ( $U_a$  connected with  $U_-$ ) the op amp regulates  $U_+ = U_-$  [1]
- Negligible input current (into the op amp) [2]

# Op amp circuits

## Differential amplifier



$$[1] \quad U_- = U_+ = U$$

$$[2] \quad I_1 = \frac{U_1 - U}{R_1} = I_2 = \frac{U - U_a}{R_2}$$

$$\rightarrow \frac{U_1 R_2}{R_1} - \frac{U R_2}{R_1} = U - U_a$$


$$\rightarrow U_a = U \frac{R_2 + R_1}{R_1} - U_1 \frac{R_2}{R_1} \quad (*)$$

$$U = U_2 \frac{R_2}{R_1 + R_2} \quad (\text{voltage divider}) \quad (**)$$

- If used with negative feedback ( $U_a$  connected with  $U_-$ ) the op amp regulates  $U_+ = U_-$  [1]
- Negligible input current (into the op amp) [2]

# Op amp circuits

## Differential amplifier



$$[1] \quad U_- = U_+ = U$$

$$[2] \quad I_1 = \frac{U_1 - U}{R_1} = I_2 = \frac{U - U_a}{R_2}$$

$$\rightarrow \frac{U_1 R_2}{R_1} - \frac{U R_2}{R_1} = U - U_a$$

$$\rightarrow U_a = U \frac{R_2 + R_1}{R_1} - U_1 \frac{R_2}{R_1} \quad (*)$$

$$U = U_2 \frac{R_2}{R_1 + R_2} \quad (\text{voltage divider}) \quad (**)$$

(\*\*) in (\*)

$$\rightarrow U_a = U_2 \frac{R_2}{R_1 + R_2} \frac{R_1 + R_2}{R_1} - U_1 \frac{R_2}{R_1}$$


$$\rightarrow U_a = \frac{R_2}{R_1} (U_2 - U_1)$$

- If used with negative feedback ( $U_a$  connected with  $U_-$ ) the op amp regulates  $U_+ = U_-$  [1]
- Negligible input current (into the op amp) [2]

# Op amp circuits

## Schmitt trigger: positive feedback


If  $U_a$  rises, the difference between  $U_-$  and  $U_+$  will rise. This causes  $U_a$  to rise even further until maximum output voltage (given by the power supply voltage) is reached



$$U_a = v_0 \cdot (U^+ - U^-)$$

# Op amp circuits

## Schmitt trigger: positive feedback



$$U_a = v_0 \cdot (U^+ - U^-)$$

If  $U_a$  rises, the difference between  $U_-$  and  $U_+$  will rise. This causes  $U_a$  to rise even further until maximum output voltage (given by the power supply voltage) is reached

Example:  $U_{\max} = 14\text{V}$ ,  $R_1 = 10\Omega$ ,  $R_2 = 4\Omega$

If  $U_a = 14\text{V}$ ,  $U_+ = 4\text{V}$ . If  $U_e$  exceeds 4V,  $U_- > U_+$  and  $U_a$  flips to  $-14\text{V}$

