

# TCAD Simulation of Stitching for Passive CMOS Strip Detectors



Marta Baselga<sup>1\*</sup>, Jan-Hendrik Arling<sup>2</sup>, Naomi Davis<sup>2</sup>, Jochen Dingfelder<sup>3</sup>, Ingrid M. Gregor<sup>2,3</sup>, Marc Hauser<sup>4</sup>, Fabian Hügging<sup>3</sup>, Karl Jakobs<sup>4</sup>, Michael Karagounis<sup>5</sup>, Roland Koppenhöfer<sup>4</sup>, Kevin Kröniger<sup>1</sup>, Fabian Lex<sup>4</sup>, Ulrich Parzefall<sup>4</sup>, Birkan Sari<sup>1</sup>, Simon Spannagel<sup>2</sup>, Dennis Sperlich<sup>4</sup>, Jens Weingarten<sup>1</sup>, Iveta Zatocilova<sup>4</sup>

<sup>1</sup> TU Dortmund University, <sup>2</sup> Deutsches Elektronen Synchrotron (DESY),  
<sup>3</sup> University of Bonn, <sup>4</sup> University of Freiburg, <sup>5</sup> FH Dortmund




## Passive CMOS strip detectors

- \* Fabricated by LFoundry [1] with a 150 nm process
- \* 150  $\mu\text{m}$  thick FZ 3-5  $\text{k}\Omega$  wafer
- \* Stitched 3 or 5 reticles of 1  $\text{cm}^2$  area together (2.1 and 4.1 cm long strips respectively)
- \* Excellent results in the lab and test beams before and after irradiations (Ref. [2-6])




**What is stitching?** It is the connection of two reticles together. It is needed to fabricate large area detectors with CMOS technology.

-> Simulation study of stitching mismatch:



## TCAD simulations


- \* Only separated stitching
- \* 2  $\mu\text{m}$  long strip, 75.5  $\mu\text{m}$  pitch, 150  $\mu\text{m}$  thick
- \* Using same parameters as in Ref. [2, 4]



Synopsys TCAD [7] simulation of two possible stitching mismatched cases:

**- 150 nm stitching gap:**

- \* Same as the fabrication process
- \* Gives some realistic simulation




**- 1  $\mu\text{m}$  stitching gap:**

- \* NON realistic
- \* Gives clear details of what the stitching effects could be

## Simulation results @ 100 V


### TCAD simulation of the electric field (E)



\* Increment of E at the stitching area, but still lower than E in the junction

### Charge collection comparison:

- \* Transient MIP
- \* Integration of the charge during 25 ns
- \* Larger stitching mismatch decreases the collected charge of the strip
- \* This is a 2  $\mu\text{m}$  long strip simulation:
  - When scaled with longer strips the decrease of charge due to stitching is negligible



## Conclusions

- \* Passive CMOS is proven to be a valid technology for fabricating large area strip detectors with stitching
- \* TCAD simulations show no critical impact of potential stitching mismatch
- \* Future projects:
  - Fabrication of active CMOS strips
  - Fabrication of passive CMOS full wafer

## Acknowledgements

This work has been partially funded by the BMBF grant Verbundprojekt 05H2021 - R&D DETEKTOREN (Neue Trackingtechnologien): Entwicklung von aktiven und passiven mikrostrukturierten CMOS-Sensoren

## References

- [1] Lfoundry s.r.l. Landshut, ludwig-erhard-Strasse 6a, 84034 Landshut, Germany, 2024
- [2] NIMA 1033 (2022) 166671
- [3] NIMA 1039 (2022) 167031
- [4] NIMA 1061 (2024) 169132
- [5] VERTEX2023, 067 (2024)
- [6] NIMA 1064 (2024) 169407
- [7] Synopsys Sentaurus TCAD, 675 Almanor Ave Sunnyvale, CA 94085, US, 2024