

TCAD Simulation of Stitching for Passive CMOS Strip Detectors

M. Baselga^a, J.-H. Arling^b, N. Davis^b, J. Dingfelder^c, I.-M. Gregor^{b,c}, M. Hauser^d, F. Hügging^c, K. Jakobs^d, M. Karagounis^e, R. Koppenhöfer^d, K. Kröniger^a, F. Lex^d, U. Parzefall^d, B. Sari^a, S. Spannagel^b, D. Sperlich^d, J. Weingarten^a, and I. Zatocilova^d

^aAG Kröniger, TU Dortmund University,, Otto-Hahn-Str. 4a, 44227 Dortmund, Germany

^bDeutsches Elektronen Synchrotron (DESY), Notkestrasse 85, 22607 Hamburg, Germany

^cPhysikalisches Institut, University of Bonn, Nussallee 12, 53115 Bonn, Germany

^dPhysikalisches Institut, Albert-Ludwigs-Universität Freiburg, Hermann-Herder-Straße 3, 79104 Freiburg, Germany

^eFachhochschule Dortmund, Sonnenstraße 96, 44139 Dortmund, Germany

*Corresponding author: marta.baselga@cern.ch

Most of the tracking detectors for high energy particle experiments are covered by silicon detectors since they are radiation hard, they can give very small spatial resolution and they can take advantage of the silicon electronics foundries' developments and production lines.

Big area strip detectors are very useful to cover large areas for tracking purposes. The majority of particle physics experiments use conventional silicon strip detectors fabricated in foundries that do not use stitching, relying on a very small number of foundries worldwide that can provide large area detectors. For this production we fabricated strip detectors in a CMOS foundry, based on CMOS imaging technology, using two 1 cm² reticles stitched three and five times. The passive CMOS strip detectors were produced by LFoundry with 150 nm technology, 150 μm thick 3-5 k Ω cm wafer and back-metalized at IZM Berlin. With this project we want to investigate if the stitching of two reticles impacts the performance of the passive strips, since the strip implant might be separated or in a slightly different configuration that could increase the electric field. Figure 1 shows an image of a passive CMOS strip detector with a stitching line next to the pads.




Figure 1: Image of the passive CMOS strip pad with the stitching line.




Figure 2: Doping profile simulation of the two stitching distances, left 1 μm and right 150 μm .

150 nm that corresponds to the foundry technology resolution. For doing that, we simulated a single 3D strip segment with a 2 μm long structure to take into account the stitching distances as shown in Figure 2. The full strip simulation is not considered for computational constrains. Figure 3 shows the simulation of the electric field at 100 V (when the detector is fully depleted) for the two stitching distances. The simulation shows that the electric field for 1 μm stitching distance has a non depleted region on the surface in the inter-stitching region, therefore the strip loose efficiency along the 1 μm stitching distance. This distance is not appreciated for 150 nm stitching, having negligible impact on the performance of the strip.

For this presentation we will show an overview of the excellent results of passive CMOS strip detectors in testbeams and lab setups, measurements of the sensors unirradiated and irradiated as well as an in-depth TCAD simulation of the stitching impact, and future plans for the next CMOS submission for this project.




Figure 3: Electric field simulation at 100 V of the two stitching distances, left 1 μm and right 150 μm .