

1 Performance of the Analog Pixel Test Structure
2 in 65 nm TPSCo CMOS imaging technology for
3 the ALICE ITS3

4 Chiara Ferrero on behalf of ALICE

5 5 April 2024

6 **Abstract**

7 Thanks to the reduced production expenses and the undemanding manufactur-
8 ing process, Monolithic Active Pixel Sensors (MAPS) represent appealing candi-
9 dates for radiation imaging applications and for the design of high-performance
10 silicon vertex and tracking detectors of high-energy physics experiments. In the
11 context of future detector upgrades for the HL-LHC at CERN, the R&D ini-
12 tiative on monolithic sensors of the CERN Experimental Physics Department,
13 together with the ALICE ITS3 (Inner Tracking System) upgrade project, de-
14 veloped the MLR1 (Multi Layer per Reticle) submission to validate the Tower
15 Partner Semiconductor Co. 65 nm technology. Among the three different test
16 structures belonging to the MLR1 submission, the Analog Pixel Test Structure
17 (APTS) allows a direct analogue readout of the pixels. The APTS chip mea-
18 sures $1.5 \times 1.5 \text{ mm}^2$ and it comprises a 6×6 pixel matrix with pitch ranging
19 from 10 to $25 \mu\text{m}$. Two different versions of the output buffer were designed: a
20 source-follower (APTS-SF) and an operational amplifier (APTS-OA), the latter
21 addressed to measure the time resolution. In-beam measurements proved that
22 the analogue structures show a detection efficiency above 99% for all the inves-
23 tigated pixel pitches at thresholds as high as $150 e^-$. The performance remains
24 unchanged after a Non-Ionizing Energy Loss irradiation level of 10^{14} 1 MeV neu-
25 tron equivalent cm^{-2} , above the ALICE ITS3 requirements. Moreover, the ana-
26 logue test structure equipped with fast individual operational amplifier-based
27 buffering shows a time resolution as low as 63 ps, well below the one reached with
28 the 180 nm CMOS process, paving the way for other applications in addition
29 to the high energy physics.