## Constant-depth circuits for Uniformly Controlled Gates and Boolean functions with application to quantum memory circuits

<https://arxiv.org/abs/2308.08539>

Jonathan All $\text{cock}^1$  Jinge Bao<sup>2</sup> João F. Doriguello<sup>2</sup> Alessandro Luongo<sup>2</sup> Miklos Santha<sup>2</sup>



- We show *constant-depth* circuits for
	- $\mathrm{UCG:}\ \vert x\rangle\vert\psi\rangle\mapsto\vert x\rangle U_{x}\vert\psi\rangle\,,$
	- Boolean functions:  $|x\rangle|0\rangle \mapsto |x\rangle|f(x)\rangle$
	- QRAM and QRAG gates
- Bonus: *formal definition of quantum computer with access to quantum memory*

- We show *constant-depth* circuits for
	- $\mathrm{UCG:}\ \vert x\rangle\vert\psi\rangle\mapsto\vert x\rangle U_{x}\vert\psi\rangle\,,$
	- Boolean functions:  $|x\rangle|0\rangle \mapsto |x\rangle|f(x)\rangle$
	- QRAM and QRAG gates
- Bonus: *formal definition of quantum computer with access to quantum memory*

#### WE CHEAT!

- We show *constant-depth* circuits for
	- $\mathrm{UCG:}\ \vert x\rangle\vert\psi\rangle\mapsto\vert x\rangle U_{x}\vert\psi\rangle\,,$
	- Boolean functions:  $|x\rangle|0\rangle \mapsto |x\rangle|f(x)\rangle$
	- QRAM and QRAG gates
- Bonus: *formal definition of quantum computer with access to quantum memory*

#### WE CHEAT!

For the complexity theorist: we work in  $QNC_f^0$ .

- We show *constant-depth* circuits for
	- $\mathrm{UCG:}\ \vert x\rangle\vert\psi\rangle\mapsto\vert x\rangle U_{x}\vert\psi\rangle\,,$
	- Boolean functions:  $|x\rangle|0\rangle \mapsto |x\rangle|f(x)\rangle$
	- QRAM and QRAG gates
- Bonus: *formal definition of quantum computer with access to quantum memory*

#### WE CHEAT!

For the complexity theorist: we work in  $QNC_f^0$ .

**For the experimentalist:** we can reduce the depth of many circuits:  $\log_2(n) \mapsto \log_k(n)$ 

# Importance of quantum memory

- Data loading in *non-variational* QML algorithms
- Most of HHL-type speedups (with non-sparse matrices)
- State preparation (Grover-Rudolph algorithm)
- Space-time tradeoffs (cryptography)

# Importance of quantum memory

- Data loading in *non-variational* QML algorithms
- Most of HHL-type speedups (with non-sparse matrices)
- State preparation (Grover-Rudolph algorithm)
- Space-time tradeoffs (cryptography)

#### **What is a quantum computer with (quantum) access to a memory?**

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

- *T* ∈ N is the *depth* of the input to the QPU,
- $| \psi_{\text{I}} \rangle \in \text{I}$ ,

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

- *T* ∈ N is the *depth* of the input to the QPU,
- $\bullet$   $|\psi_{\text{I}}\rangle \in \text{I}$ ,
- $C_t \in \mathcal{I}(\mathcal{G})$

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

- *T* ∈ N is the *depth* of the input to the QPU,
- $\bullet$   $|\psi_{\text{I}}\rangle \in \text{I}$ ,
- $C_t \in \mathcal{I}(\mathcal{G})$

$$
\quad \blacksquare \: \ket{\psi_0} := \ket{\psi_{\mathtt{I}}}\ket{0}_{\mathtt{W}} \mapsto \ket{\psi_1} = C_1 \ket{\psi_0} \in \mathtt{I} \otimes \mathtt{W}.
$$

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

- *T* ∈ N is the *depth* of the input to the QPU,
- $\bullet$   $|\psi_{\text{I}}\rangle \in \text{I}$ ,
- $\bullet$   $C_t \in \mathcal{I}(\mathcal{G})$ 
	- $|ψ_0⟩ := |ψ_1⟩|0⟩_W \mapsto |ψ_1⟩ = C_1|ψ_0⟩ \in I ⊗ W.$
	- $\mathcal{I}(\mathcal{G}) =$  all unitaries on I  $\otimes$  W from  $\mathcal{G}$

**Definition:** A QPU of size  $m$  is defined as a tuple  $(\texttt{I}, \texttt{W}, \mathcal{G})$  consisting of

- An *input register* ɪ;
- A workspace **w**;
- A constant-size universal gate set  $\mathcal{G} \subset \mathcal{U}(\mathbb{C}^{4 \times 4})$

- *T* ∈ N is the *depth* of the input to the QPU,
- $| \psi_{\text{I}} \rangle \in \text{I}$ ,
- $\bullet$   $C_t \in \mathcal{I}(\mathcal{G})$ 
	- $|ψ_0⟩ := |ψ_1⟩|0⟩_W \mapsto |ψ_1⟩ = C_1|ψ_0⟩ \in I ⊗ W.$
	- $\mathcal{I}(\mathcal{G}) =$  all unitaries on I  $\otimes$  W from  $\mathcal{G}$
- $\bullet$  The *size* is the sum of the sizes of the instructions  $C_1,\ldots,C_T.$

- Input register, workspace, and gateset (like before,  $I, W, G$ )
- A*ddress register* <code>A</code> (log  $n$ -qubits) shared by QPU and QMD;
- A t*arget register* T ( $\ell$ -qubits) shared by both QPU and QMD;

- Input register, workspace, and gateset (like before,  $I, W, G$ )
- A*ddress register* <code>A</code> (log  $n$ -qubits) shared by QPU and QMD;
- A t*arget register* T ( $\ell$ -qubits) shared by both QPU and QMD;
- *Auxiliary register* Aux (poly(*n*)-qubit) owned by the QMD;

- Input register, workspace, and gateset (like before,  $I, W, G$ )
- A*ddress register* <code>A</code> (log  $n$ -qubits) shared by QPU and QMD;
- A t*arget register* T ( $\ell$ -qubits) shared by both QPU and QMD;
- *Auxiliary register* Aux (poly(*n*)-qubit) owned by the QMD;
- $M$ emory  $M$  (  $n\ell$ -qubit) comprising  $n$  registers  $M_0,\ldots ,M_{n-1}$ , each containing  $\ell$  qubits, owned solely by the QMD;

- Input register, workspace, and gateset (like before,  $I, W, G$ )
- A*ddress register* <code>A</code> (log  $n$ -qubits) shared by QPU and QMD;
- A t*arget register* T ( $\ell$ -qubits) shared by both QPU and QMD;
- *Auxiliary register* Aux (poly(*n*)-qubit) owned by the QMD;
- $M$ emory  $M$  (  $n\ell$ -qubit) comprising  $n$  registers  $M_0,\ldots ,M_{n-1}$ , each containing  $\ell$  qubits, owned solely by the QMD;
- A function R  $:[n] \rightarrow \mathcal{V}$ , where  $\mathcal{V} \subset \mathcal{U}(\mathbb{C}^{2^{2\ell} \times 2^{2\ell}})$  is a  $O(1)$ -size subset of  $2\ell$ -qubit gates.

The instruction set:

$$
\mathcal{I}(\mathcal{G},\mathsf{R})=\mathcal{I}(\mathcal{G})\cup\{\mathsf{R}\}.
$$

where:

 $|i\rangle_\mathtt{A}|b\rangle_\mathtt{T}|x_i\rangle_{\mathtt{M}_i}|0\rangle_{\mathtt{Au}}^{\otimes \mathtt{N}}$ u: p(  $\mathbb{P}^{\mathrm{poly}(n)}_\mathbf{x} \mapsto |i\rangle_\mathtt{A}\big(\mathsf{R}(i)|b\rangle_\mathtt{T}|x_i\rangle_{\mathtt{M}_i}\big)|0\rangle_\mathtt{Aux}^{\otimes \mathrm{poly}(n)},$ 

The instruction set:

$$
\mathcal{I}(\mathcal{G},\mathsf{R})=\mathcal{I}(\mathcal{G})\cup\{\mathsf{R}\}.
$$

#### where:

$$
|i\rangle_{\mathtt{A}}|b\rangle_{\mathtt{T}}|x_i\rangle_{\mathtt{M}_i}|0\rangle_{\mathtt{Aux}}^{\otimes \mathrm{poly}(n)}\mapsto |i\rangle_{\mathtt{A}}\big(\mathsf{R}(i)|b\rangle_{\mathtt{T}}|x_i\rangle_{\mathtt{M}_i}\big)|0\rangle_{\mathtt{Aux}}^{\otimes \mathrm{poly}(n)},
$$

#### In practice?



### **What we build: Uniformly Controlled Gates**

**Definition: f-UCG gates:**

Consider a function  $f: \{0, 1\}^n \to \mathcal{U}(\mathbb{C}^{2 \times 2})$ 

$$
f\text{-UCG} = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes f(x) = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes \mathsf{U}_x,
$$

### **What we build: Uniformly Controlled Gates**

**Definition: f-UCG gates:**

Consider a function  $f: \{0, 1\}^n \to \mathcal{U}(\mathbb{C}^{2 \times 2})$ 

$$
f\text{-UCG} = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes f(x) = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes \mathsf{U}_x,
$$

Equivalently, its matrix representation is

$$
f\text{-UCG}_{[n]\to n}^{(n)} = \begin{pmatrix} & U_0 & & & \\ & U_1 & & & \\ & & \ddots & & \\ & & & U_{2^n-1} \end{pmatrix} \in \mathbb{C}^{2^{(n+1)} \times 2^{(n+1)}}.
$$

### **What we build: Uniformly Controlled Gates**

#### **Definition: f-UCG gates:**

#### **EXAMPLE: HHL**

Consider a function  $f: \{0, 1\}^n \to \mathcal{U}(\mathbb{C}^{2 \times 2})$ 

$$
f\text{-UCG} = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes f(x) = \sum_{x \in \{0,1\}^n} |x\rangle\langle x| \otimes \mathsf{U}_x,
$$

Equivalently, its matrix representation is

$$
f\text{-}\mathsf{UCG}_{[n]\to n}^{(n)} = \left(\begin{array}{cccc} U_0 & & & \\ & U_1 & & \\ & & \ddots & \\ & & & U_{2^n-1} \end{array}\right) \in \mathbb{C}^{2^{(n+1)} \times 2^{(n+1)}}.
$$

### **What we build:** *f***-FIN gates**

#### **Definition:** *f***-FIN gates:**

Consider  $f: \{0, 1\}^{|S|} \mapsto \{0, 1\}$ 

 $f$ -FIN $_{S\rightarrow i}|x_0\rangle|x_1\rangle\ldots|x_{m-1}\rangle=|x_0\rangle\ldots|x_{i-1}\rangle|x_i\oplus f(x_S)\rangle|x_{i+1}\rangle\ldots|x_{m-1}\rangle,$ 

### **What we build:** *f***-FIN gates**

#### **Definition:** *f***-FIN gates:**

Consider  $f: \{0, 1\}^{|S|} \mapsto \{0, 1\}$ 

 $f$ -FIN<sub>*S*→*i*</sub>  $|x_0 \rangle |x_1 \rangle \ldots |x_{m-1} \rangle = |x_0 \rangle \ldots |x_{i-1} \rangle |x_i \oplus f(x_S) \rangle |x_{i+1} \rangle \ldots |x_{m-1} \rangle$ 

#### Equivalently, its matrix representation is

$$
f\text{-}\mathsf{FIN}_{[n]\to n}^{(n)} = \left(\begin{array}{cccc} X^{f(0)} & & & \\ & f^{(1)} & & \\ & & \ddots & \\ & & & X^{f(2^n-1)}\end{array}\right) \in \mathbb{C}^{2^{(n+1)} \times 2^{(n+1)}}.
$$

### **What we build:** *f***-FIN gates**

#### **Definition:** *f***-FIN gates:**

## **many things :)**

**EXAMPLE:**

Consider  $f: \{0, 1\}^{|S|} \mapsto \{0, 1\}$ 

 $f$ -FIN $_{S\rightarrow i}|x_0\rangle|x_1\rangle\ldots|x_{m-1}\rangle=|x_0\rangle\ldots|x_{i-1}\rangle|x_i\oplus f(x_S)\rangle|x_{i+1}\rangle\ldots|x_{m-1}\rangle,$ 

Equivalently, its matrix representation is

$$
f\text{-}\mathsf{FIN}_{[n]\to n}^{(n)} = \left(\begin{array}{cccc} X^{f(0)} & & & \\ & f^{(1)} & & \\ & & \ddots & \\ & & & X^{f(2^n-1)}\end{array}\right) \in \mathbb{C}^{2^{(n+1)} \times 2^{(n+1)}}.
$$

#### **What we build: QRAM gate**

Let  $n \in \mathbb{N}$  be a power of 2.

$$
L=[x_1,\ldots,x_n]^T\;\;{\rm where}\;\;x_i\in\{0,1\}^\ell
$$

#### **Definition:** [QRAM] A *quantum random access memory* of size *n* is a  $QMD$  with  $R(i) = CNOT_{M_i \rightarrow T}$ ,

$$
|i\rangle_{\mathtt{A}}|b\rangle_{\mathtt{T}}|x_0,\ldots,x_{n-1}\rangle_{\mathtt{M}}\mapsto |i\rangle_{\mathtt{A}}|b\oplus x_i\rangle_{\mathtt{T}}|x_0,\ldots,x_{n-1}\rangle_{\mathtt{M}}
$$

#### **What we build: QRAM gate**

Let  $n \in \mathbb{N}$  be a power of 2.

$$
L=[x_1,\ldots,x_n]^T\;\;{\rm where}\;\;x_i\in\{0,1\}^\ell
$$

#### **Definition:** [QRAM] A *quantum random access memory* of size *n* is a  $QMD$  with  $R(i) = CNOT_{M_i \rightarrow T}$ ,

$$
|i\rangle_{\mathtt{A}}|b\rangle_{\mathtt{T}}|x_0,\ldots,x_{n-1}\rangle_{\mathtt{M}}\mapsto |i\rangle_{\mathtt{A}}|b\oplus x_i\rangle_{\mathtt{T}}|x_0,\ldots,x_{n-1}\rangle_{\mathtt{M}}
$$

#### Memo:

 $| i \rangle_{\mathtt{A}} | b \rangle_{\mathtt{T}} | x_i \rangle_{\mathtt{M}_i} | 0 \rangle_{\mathtt{A}\mathtt{u}}^{\otimes \mathtt{I}}$ u p(  $\phi^{\text{poly}(n)} \mapsto \ket{i}_{\mathtt{A}}\big(\mathsf{R}(i)\ket{b}_{\mathtt{T}}\ket{x_i}_{\mathtt{M}_i}\big) \ket{0}_{\mathtt{Aux}}^{\otimes \text{poly}(n)},$ 

### **What we build: QRAG gate**

Let  $n \in \mathbb{N}$  be a power of 2.

$$
L=[x_1,\ldots,x_n]^T\;\;{\rm where}\;\;x_i\in\{0,1\}^\ell
$$

### **Definition:**[QRAG] A *quantum random access gate* of memory size *n* is a QMD with  $\mathsf{R}(i) = \mathsf{SWAP}_{\texttt{M}_i \leftrightarrow \texttt{T}},$

 $|i\rangle$ д $|b\rangle$ т $|x_0,\ldots,x_{n-1}\rangle$ м  $\mapsto|i\rangle$ д $|x_i\rangle$ т $|x_0,\ldots,x_{i-1},b,x_{i+1},\ldots,x_{n-1}\rangle$ м

#### Some known circuits



#### Multiplexer

Bucket-brigade

- Giovannetti, Vittorio, et al. "Architectures for a quantum random access memory." *PRA*
- Images from https://arxiv.org/pdf/2202.11302.pdf and https://arxiv.org/pdf/1502.03450.pdf 12Liu, Junyu., et al. "Quantum Data Center: Theories and Applications" - https://arxiv.org/pdf/2207.14336.pdf



Fan-Out gate: It is a sequence of CNOT gates sharing a single control qubit.

$$
|b\rangle|x_0,\ldots,x_{n-1}\rangle\mapsto |b\rangle|x_0\oplus b,\ldots,x_{n-1}\oplus b\rangle.
$$

**Global-Tunable gate:** It is a sequence of CZ gates that can share control or target registers.

Let  $\Theta \in [-1, 1]^{n \times n}$ . The *n*-arity Global Tunable gate  $GT_{\Theta}^{(n)}$  is the unitary operator

$$
\mathsf{GT}_{\Theta}^{(n)} = \prod_{1 \leq i < j \leq n} \mathsf{C}_i \mathsf{Z}(\Theta_{ij})_{\to j}.
$$

memo: with GT gates we can build Fan-Out gates

Tools and assumptions (2)

Fact: [Z-decomposition of single qubit gates]: for a single-qubit gate U there are angles  $\alpha, \beta, \gamma, \delta \in [-1, 1]$  such that

$$
U=e^{i\pi\alpha}\mathsf{Z}(\beta)\mathsf{H}\mathsf{Z}(\gamma)\mathsf{H}\mathsf{Z}(\delta),
$$

**Fact: [Equivalence Fan-Out and Parity]:** The Fan-Out gate is equivalent to the PARITY up to a Hadamard conjugation.

 $(i.e. Fan-Out \iff PARITY)$ 

## Tools and assumptions (3)

**Theorem:** The AND<sup>(*n*)</sup> gate can be implemented in  $O(1)$ -depth using

- $2n\log n+O(n)$  ancillae and  $6n+O(\log n)$  Fan-Out gates with arity at most  $2n$ .
- $2n + O(\log n)$  ancillae and 4 GT gates with arity at most  $n+1$  $O(\log n).$

**Claim:** A number *l* of pair-wise commuting Fan-Out gates  $FO^{(n_0)}, \ldots, FO^{(n_{l-1})}$  can be performed in depth-3 using one GT gate.

T., Yasuhiro, and S. Tani. "Collapse of the hierarchy of constant-depth exact quantum circuits."

B., Sergey, D. Maslov, and Y. Nam. "Constant-Cost Implementations of Clifford Operations and Multiply-Controlled Gates Using Global Interactions."

First construction!

#### **Technique Number 1**: convert the input into a *one-hot-encoding*



First construction!

#### **Technique Number 1**: convert the input into a *one-hot-encoding*





Here, *f* is a  $(J, r)$ -junta with  $|\overline{J}| = t, t + r \leq n$ .

17.1
### How to build a QRAM in constant depth?

















1 3











- Compute the one-hot encoding of  $J$  and  $J$  separately
- Create copies of the target register
- Apply the  $Z$  gates for the  $Z$  decomposition of  $U$  in parallel
- Undo the copies of the target register
- Undo the computation of the one-hot encoding







#### Parallel computation using Fan-Out gates



Figure 3: A serial circuit with interpolated basis changes



Figure 4: A parallelised circuit performing  $U = T^{\dagger}(\prod_{i=1}^{n} V_i^{x_i})T = \prod_{i=1}^{n} U_i^{x_i}$ 

Green, F., et al. "Counting, fanout and the complexity of quantum ACC."

Høyer, P., et al. "Quantum fan-out is powerful."

Moore C. et al. "Parallel quantum computation and quantum codes."

#### Second construction!

**Technique Number 2**: use good ideas from [1] on the functions obtained by the *Z*-decomposition of U*<sup>x</sup>*

$$
\mathsf{U}_x = e^{i\pi\alpha_x} \mathsf{Z}(\beta_x) \mathsf{H} \mathsf{Z}(\gamma_x) \mathsf{H} \mathsf{Z}(\delta_x),
$$

#### Second construction!

**Technique Number 2**: use good ideas from [1] on the functions obtained by the *Z*-decomposition of U*<sup>x</sup>*

$$
\mathsf{U}_x = e^{i\pi\alpha_x} \mathsf{Z}(\beta_x) \mathsf{H} \mathsf{Z}(\gamma_x) \mathsf{H} \mathsf{Z}(\delta_x),
$$

For *f*-UCG:

[1] T., Yasuhiro, and S. Tani. "Collapse of the hierarchy of constant-depth exact quantum circ30ts!"

#### Second construction!

**Technique Number 2**: use good ideas from [1] on the functions obtained by the *Z*-decomposition of U*<sup>x</sup>*

$$
\mathsf{U}_x = e^{i\pi\alpha_x} \mathsf{Z}(\beta_x) \mathsf{H} \mathsf{Z}(\gamma_x) \mathsf{H} \mathsf{Z}(\delta_x),
$$

#### For *f*-UCG:



Table 2: Main results for  $f$ -UCG for  $f : \{0,1\}^n \to \mathcal{U}(\mathbb{C}^{2\times 2})$  Here,  $s := (n/\epsilon^2) \sum_{\nu \in {\{\alpha, \beta, \gamma, \delta\}}} |\nu|^{>1} |\hat{f}|^2$ , where  $\|\nu^{>k}\|_1 := \sum_{S \subseteq [n]:|S|>k} |\widehat{\nu}(S)|$ , and  $\alpha, \beta, \gamma, \delta$  are defined by the Z-decomposition of f; supp<sup> $>k$ </sup>(f) := {S  $\subseteq$  $[n]: |S| > k, \hat{f}(S) \neq 0$  is the Fourier support of f with degree greater than k (similarly for supp<sup> $=k(f)$ </sup>). Big-oh notation is assumed for all entries.

[1] T., Yasuhiro, and S. Tani. "Collapse of the hierarchy of constant-depth exact quantum circ30:2"

### Boolean analysis

First representation is the Fourier expansion (over the reals). For  $g:\{0,1\}^n \mapsto \mathbb{R}$  .

$$
g(x)=\sum_{S\subseteq [n]} \widehat{g}(S)\chi_{S}(x)
$$

- $\widehat{g}(S) = \frac{1}{2^n} \sum_{x \in \{0,1\}^n} g(x) \chi_S(x)$ , for  $S \subseteq [n]$ ,
- $\chi_S(x) := (-1)^{\sum_{i \in S} x_i}$  is <code>PARITY</code>  $_S(x)$

## Boolean analysis

First representation is the Fourier expansion (over the reals). For  $g:\{0,1\}^n \mapsto \mathbb{R}$  .

$$
g(x)=\sum_{S\subseteq [n]} \widehat{g}(S)\chi_{S}(x)
$$

$$
\bullet\ \widehat{g}(S)=\tfrac{1}{2^n}\textstyle\sum_{x\in\{0,1\}^n}g(x)\chi_S(x)\text{, for }S\subseteq [n]\text{,}
$$

$$
\quad \bullet \ \ \chi_S(x):=(-1)^{\sum_{i\in S} x_i} \text{ is } \mathsf{PARITY}_S(x)
$$

The Fourier support of  $g$  is

$$
\mathrm{supp}(g):=\{S\subseteq [n]: \widehat{g}(S)\neq 0\},
$$

while its sparsity is ∣supp(*f*)∣

## Boolean analysis

First representation is the Fourier expansion (over the reals). For  $g:\{0,1\}^n \mapsto \mathbb{R}$  .

$$
g(x)=\sum_{S\subseteq [n]} \widehat{g}(S)\chi_{S}(x)
$$

$$
\bullet\ \widehat{g}(S)=\tfrac{1}{2^n}\textstyle\sum_{x\in\{0,1\}^n}g(x)\chi_S(x)\text{, for }S\subseteq [n]\text{,}
$$

$$
\quad \bullet \ \ \chi_S(x):=(-1)^{\sum_{i\in S} x_i} \text{ is } \mathsf{PARITY}_S(x)
$$

The Fourier support of  $g$  is

$$
\mathrm{supp}(g):=\{S\subseteq [n]: \widehat{g}(S)\neq 0\},
$$

while its sparsity is ∣supp(*f*)∣

- We can build similar definitions for the Z-decomposition of a unitary:  $\alpha, \beta, \gamma, \delta : \{0, 1\}^n \rightarrow [-1, 1].$ 
	- supp(*f*) := supp(*α*) ∪ supp(*β*) ∪ supp(*γ*) ∪ supp(*δ*)
	- $\mathrm{supp}^{>k}(f)$ ,  $\mathrm{supp}^{\leq k}(f)$ ,  $\mathrm{supp}^{=k}(f), \ldots$  .

#### More Fourier ideas..

The second representation is based on the existence of a function  $p: \{0,1\}^n \to \mathbb{R}$  with a (potentially) sparse Fourier expansion that approximates  $g: \epsilon > 0$ ,

$$
\max_{x\in\{0,1\}^n}|p(x)-g(x)|\leq\epsilon
$$

.

#### More Fourier ideas..

The second representation is based on the existence of a function  $p: \{0,1\}^n \to \mathbb{R}$  with a (potentially) sparse Fourier expansion that approximates  $g: \epsilon > 0$ ,

$$
\max_{x\in\{0,1\}^n}|p(x)-g(x)|\leq\epsilon
$$

.

The third representation is using AND functions instead. The (unique) real-polynomial  $\{0, 1\}$ -representation is

$$
g(x)=\sum_{S\subseteq [n]} \widetilde{g}(S)x^S,
$$

where  $x^S := \prod_{i \in S} x_i$  and the coefficients  $\tilde{f}: 2^{[n]} \to \mathbb{R}$  are given  $\mathfrak{b} \mathrm{y}\ \widetilde{f}(S) = \sum_{T \subseteq S} (-1)^{|S| - |T|} f(T).$ 

For functions over  $\{0, 1\}$  we can further change the representation

#### *f*-FIN gates with Boolean analysis



#### *f*-FIN gates with Boolean analysis



#### *f*-FIN gates with Boolean analysis



 $(\mathsf{copy\ input})$  Attach an ancillary register  $\bigotimes_{S\in \mathrm{supp}^{>1}(f)} |0\rangle_{\mathtt{R}_S}^{\otimes |S|}.$ For each  $i \in [n]$  in parallel, copy the qubit  $|x_i\rangle_{\text{I}}$  using a Fan-Out gate.

$$
|x\rangle_{\mathtt{I}}|b\rangle_{\mathtt{T}} \mapsto \ |x\rangle_{\mathtt{I}}|b\rangle_{\mathtt{T}} \bigotimes_{S \in \mathrm{supp}^{>1}(f)} |x_S\rangle_{\mathtt{R}_S}.
$$

**(compute parity)** Attach an ancillary register  $|0\rangle_{\text{P}}^{\otimes|\operatorname{supp}^{>1}(f)|} = 1$  $\bigotimes_{S \in \mathrm{supp}^{>1}(f)} \ket{0}_{\mathrm{P}_S}.$  For each  $S \in \mathrm{supp}^{>1}(f)$  in parallel, apply a PARITY $_{\mathtt{R}_S\rightarrow\mathtt{P}_S}^{(|S|)}$  gate  $|x\rangle_{\mathtt{I}}|b\rangle_{\mathtt{T}} \hspace{5mm} \bigotimes \hspace{5mm} |x_{S}\rangle_{\mathtt{R}_{S}} \mapsto |x\rangle_{\mathtt{I}}|b\rangle_{\mathtt{T}} \hspace{5mm} \bigotimes \hspace{5mm} |x_{S}\rangle_{\mathtt{R}_{S}}|\bigoplus \hspace{5mm} \bigoplus_{i \in S} x_{i}\big\rangle_{\mathtt{P}_{S}}.$  $S \in \text{supp}^{>1}(f)$  $S \in \text{supp}^{>1}(f)$ 

### Fourier construction

- **(copy target)** Copy T for  $\mathrm{supp}^{>0}(f)$  times in T'.
- **(apply phase)** For each  $S \in \text{supp}^{>0}(\delta)$  in parallel, apply a  $\mathsf{Z}(\delta(S))$  gate controlled on register  $\mathtt{P}_S$  onto the  $S$ -th qubit in register T ′
- **(un-copy target)** Undo the copy.
- Observe that the relative phase is summing up, composing *δ*

$$
|x\rangle_\mathtt{I}|b\rangle_\mathtt{T} \mapsto |x\rangle_\mathtt{I} \mathsf{Z} \left(\sum_{S \subseteq [n]} \widehat{\delta}(S) \chi_S(x) \right) |b\rangle_{\mathtt{T},\mathtt{T}'}^{\otimes m} \ \ \mapsto |x\rangle_\mathtt{I} \mathsf{Z}(\delta(x)) |b\rangle_\mathtt{T}.
$$

#### **Observe:**

# $\mathsf{Z}(\delta(x)) = \mathsf{Z}(\sum_{S \in \operatorname{supp}(\delta)} \delta(S) \chi_S(x))!$

**Idea**: apply  $\mathsf{Z}(\delta(x))$  onto a target qubit by simply applying to it a sequence of phases  $\mathsf{Z}(\delta(S))$  controlled on  $\chi_S(x)$ , for  $S \in \text{supp}(\delta)$ .

#### **Observe:**

$$
\mathsf{Z}(\delta(x)) = \mathsf{Z}(\textstyle\sum_{S \in \text{supp}(\delta)} \widehat{\delta}(S) \chi_S(x))!
$$

**Idea**: apply  $\mathsf{Z}(\delta(x))$  onto a target qubit by simply applying to it a sequence of phases  $\mathsf{Z}(\delta(S))$  controlled on  $\chi_S(x)$ , for  $S \in \text{supp}(\delta)$ .

#### **How?**

- 1. First compute  $(|0\rangle^{\otimes m} + |1\rangle^{\otimes m})/\sqrt{2}$  from the target qubit using one Fan-Out, where  $m := |\text{supp}(\delta)|$ ,
- 2. Apply the controlled phases  $\mathsf{Z}(\delta(S))$  onto *different* copies.  $\langle\langle 0 \rangle^{\otimes m}+(-1)^{\sum_S \delta(S)\chi_S(x)}|1\rangle^{\otimes m})/\sqrt{2}= \mathsf{Z}(\delta(x))(|0\rangle^{\otimes m}+|1\rangle^{\otimes m})/\sqrt{2}$
- 3. Uncompute the copies with another Fan-Out.

### QRAM as a function

Let  $f: \{0,1\}^n \times \{0,1\}^{\log n} \mapsto \{0,1\}.$ The QRAM function is defined as  $f(x, i) = x_i$ .

### QRAM as a function

Let  $f: \{0,1\}^n \times \{0,1\}^{\log n} \mapsto \{0,1\}.$ The QRAM function is defined as  $f(x, i) = x_i$ .

We can do Fourier analysis on this function!

QRAM as a function

Let  $f: \{0,1\}^n \times \{0,1\}^{\log n} \mapsto \{0,1\}.$ The QRAM function is defined as  $f(x, i) = x_i$ .

We can do Fourier analysis on this function!

**Theorem:** Let  $n \in \mathbb{N}$  be a power of 2. A QRAM of memory size can be implemented in constant-depth using *n*

- either  $\frac{1}{2}n^2\log n$  ancillae and  $2n^2$  Fan-Out gates,
- or  $2n^2$  ancillae and  $2$  GT gates.

## Bonus slide: QRAG vs QRAM

**Theorem:** A query to a QRAM of memory size  $n$  can be simulated using  $2$  queries to a QRAG of memory size  $n_{\epsilon}$
## Bonus slide: QRAG vs QRAM

- **Theorem:** A query to a QRAM of memory size  $n$  can be simulated using  $2$  queries to a QRAG of memory size  $n_{\epsilon}$
- **Theorem:** In our computational model, a query to a QRAG **cannot** be simulated by any number of queries to a QRAM.

## Bonus slide: QRAG vs QRAM

- **Theorem:** A query to a QRAM of memory size  $n$  can be simulated using  $2$  queries to a QRAG of memory size  $n_{\epsilon}$
- **Theorem:** In our computational model, a query to a QRAG **cannot** be simulated by any number of queries to a QRAM.
- **Theorem:** ... but suppose that single-qubit gates can be freely applied onto the memory register **M** of any QRAM. Then a QRAG of memory size  $n$  can be simulated using  $3$  queries to a QRAM of memory size  $n$ and  $2(n+1)$  Hadamard gates.

## Conclusions

- We show *constant-depth* circuits:
	- **UCGs**
	- Boolean functions

Open Source lecture notes:

QUANTUMALGORITHMS.ORG

- **quantum memory gates**
- We can improve the depth of many circuits:  $\log_2(n) \mapsto \log_k(n)$
- Bonus: *formal definition of quantum computer with access to quantum memory*
- **Future work? Moral of the story?**



PhDs/postdocs:

cs@quantumlah.org 41