A comprehensive firmware validation machinery for the Level-0 Endcap Muon trigger for LHC-ATLAS Phase2 upgrade

42nd International Conference on High Energy Physics (ICHEP 2024) 18-24 July 2024, Prague

We will report on our study focusing on developing a logical circuit for the Level-0 (L0) Endcap Muon Trigger in the HL-LHC ATLAS experiment. We aim to achieve systematic and efficient firmware validation through a comprehensive study across hardware, software, and databases. Specific approaches include conducting systematic tests using benchmarking artificial track data, high-statistics full-simulation data, and further actual collision data. Our design of the validation system enables systematic tests by coherently injecting identical data in the software simulation environment and actual hardware testbench. Along with the system's design, we have developed a relational database to centrally manage cabling information and data format, as well as a bit-wise simulator of the trigger logic circuit. This presentation will discuss the concepts of the validation system design, specific implementation methods, and experiences gained from test results.

1. TGC Detector and L0 Muon Reconstruction in Endcap

TGC (Thin Gap Chamber)

• High speed gas detector with a short wire interval (1.8mm) and thin gap (2.8mm) for muon trigger in endcap. Measures 2-dimensional position. Consists of 7 layers (gas-gaps) in 3 stations The inner most three layers in 1st station "M1", the next two layers in the "M2", and the outermost two layers in "M3" stations, respectively. 320,000 detector channels.



3. Relational Database to Manage Cabling

- Implemented as Relational Database using MySQL.
 - The Endcap muon trigger is a complex system with multi-stage and various scales of electronics.
 - Relational database can manage information by connecting minimal tables.
 - A single table describes the one-to-one correspondence of components.

Muon Trigger and the Phase-2 upgrade

- All frontend and backend digital electronics to be replaced and upgraded to cope with ATLAS Phase-2 trigger and DAQ specification with improved performance.
 - The new trigger system performs high-speed track reconstruction with a coincidence logic.
 - Latency for online muon reconstruction using TGC hits (including p_T estimation) from bunch crossing is about 1.5 μs .
 - CTP will make the L0 trigger decision using the L0 muon trigger output.
- In the new trigger system, all TGC hit data are transferred to backend "Sector Logic" (SL) board at every 40 MHz bunch crossing with a fixed latency and exploited by advanced first-level muon trigger based on a fast tracking.



Coincidence

 \rightarrow



- **Channel Mapping**
- Convert bitmap received on serial link (128 bit × 58 link) to logical channels (hits are taken for each of the M1, M2, and M3 stations).
- Developed by the relational database of cabling. **Inter Station Coincidence**

- Modifications to the table are minimal, even with changes in wiring.
- This database is <u>commonly used in the TGC community</u> beyond the scope of this work to centralize data related to TGC.

ID (η	ID associated with (η, ϕ) coordinates					channel			ASD	(Construction)	PS board			ard	Optical fibers 128 bit × 58 link			Sector Logic	
Stagg (0-3	(ered 11) layer 1 serial (1-	1 channel I number -105)	layer 2 channel serial number (1-104)	layer 3 channel serial number (1-105)		layer 3 channel serial number (1-105)	ASD Channel (0-15)	ASD name		ASD name	Subsector (E/F, phi)	FPGA number (1-29)	PPASIC number (1-8)	Port (A/B)		FPGA number (1-29)	Link number (1-29)	Bank	Channel
1		105 104 104	104 104 104	105		105	Ta	bles	are co	onnec	ted	1	1	A B		1	1 2	122	9
3 4 5		104 103 103	103 103 103	104 104 103		91 90	usi	ng co	ommoi			1	2	AB		2 2	1 2	121	6 8
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					I d		og 13 FW1-3 EW2-3 Endcap, phi0 1 3 B PS tector channel - ASD EW3-1 ASD - PS board EW3-1							board - Bar	ard/link Bank/Channel				

Scale of channels and electronics at Phase2 TGC system	count
Detector channels	320k
ASD (Amplifier - Shaper - Discriminator)	~23k
PS board (Primary ProceSsor board)	1434
SL (Sector Logic)	48
optical fiber (between PS board - SL)	4k

4. Bit-wise Simulator

A simulator in C++ to emulate the firmware behavior in software.

- Utilize the same logic at the bit level as the firmware.
 - Bitwise calculations instead of float approximations.
- Mirror the same structure as the firmware.
 - The simulator's logic is divided into calculation blocks with the same processes and areas as the firmware.
- Can output results for each SL trigger calculation process $(1) \sim (4)$. • <u>Verification step by step</u> for each integration test.

5. Preparation of test vector

A generator creates test vector input for both the SL and the simulator.

Convert hit data to bitmap received on serial link (128 bit x 58 links)



- by coincidence of logical channels, determine Position IDs (M1·M2·M3).
- **Segment Reconstruction**
- from combining of **Position IDs**, obtain $(\Delta \eta, \Delta \phi)$ which is the difference in position from the infinite momentum track by LUT.
- **Wire-Strip Coincidence**
- from $(\Delta \eta, \Delta \phi)$, get p_T by LUT.

A system for developing complex trigger electronics is essential and has been designed and developed in this work.

2. Concept of the Validation Machinery & Core Elements

To ensure robust verification, the system provides common test vectors coherently for the hardware testbench, firmware simulation, and software **based simulation**, which allows event by event comparison among the three frameworks.

Three core elements:

1. Relational Database

 Centralize management for knowledge of both the current and Phase2 systems. • Systematic handling of the cabling to map detector channels to electronic channels, and input data format from the serial fiber optical links.



• The following two inputs are particularly useful, and the machinery for production of test vectors from these inputs has been developed.

A) The infinite momentum trajectory

- Mechanism to specify (η, ϕ) -ID for the input test vector.
- Generate the simplest infinite momentum linear track.
- **B) MC data**
 - Mechanism to extract a channel list from the root file, starting with MC/actual collision data and to create the input test vector from it.



6. Hardware tests with high statistics test vectors

This system is already in use.

- The infinite momentum trajectory is used as first verification.
 - e.g. LUT verification by plotting the efficiency of all M3 channels.
- MC data is used in hardware test.
 - Prepared input test vectors (MC data) for SL hardware and the bit-wise simulator using the generator.
- Enable to perform <u>highly accurate comparisons</u> between the outputs of SL and bit-wise simulator.

2. Bit-wise simulator

 Use the exact same logic and I/O as SL trigger firmware.

3. Test Vector generator

- Can generate various test vector, for example, the infinite momentum trajectory and MC data.
- Use the relational database managing cabling.

• These results are used for developing LUT, firmware optimization, HDL code debugging, etc. • The right plot shows the improved efficiency achieved by testing this system.

7. Conclusion

- Designed the entire SL trigger verification system for the Phase2 upgrade of L0Muon and developed its components, including:
- **Relational Database**
- **Bit-wise simulator**
- Test pattern generator
- The verification system is actively used for SL development research.
- Erika Yamashita (UTokyo/ICEPP) on behalf of ATLAS collaboration erika.yamashita@cern.ch



You can find the details of the plots seen in Sec 6.



ntegrated firmware tests on prototype SL hardware

The improvement in the performance of the online muo

construction in the Level-0 muon triage

Truth Muon p_ [GeV]