

Studies on track finding algorithms based on machine learning with CPU, GPU and FPGA

Maria Carnesale on behalf of the ATLAS collaboration

ICHEP 2024

Overview

- Studying the performance of ML-based tracking algorithms on different architectures (CPU / GPU / FPGA)
- Discuss possibility to include ML algorithms for muon tracking at ATLAS muon High Level Trigger (HLT)
 - At the HL-LHC, an heterogeneous high-level triggering farm is considered, compromise between performance, costs, power-consumption
- Performance studies on standalone G4 simulation of a generic setup similar to the spectrometer and the ATLAS New Small Wheels
- Models tested are
 - **Dense NN (DNN)** for cluster reconstruction on strip detectors
 - Convolutional NN (CNN) and Recurrent NN (RNN) for pattern recognition



<u>U250</u>

Designed for machine learning inference, video transcoding, and database search & analytics



Designed for financial computing, machine learning, computational storage, and data search and analytics



It is an AI development card, more versatile than the other two

HL-LHC ATLAS trigger system

How do commercial FPGA perform?



1 MHz





ML algorithms for muon pattern recognition

- (sTGC) like detectors and **pattern finding**
- To speed up R&D part of the study, a toy model is simulated

- inspired by NSW HL-LHC rates





ML algorithms tested on CPU/GPU/FPGA

• Study of inference time and performance on different architectures:

- **CPU**: using **ONNX**
 - Open Neural Network Exchange: open source framework that optimizes the usage of CPU resources
- GPU: using tensor flow and tensorRT
 - Framework produced by NVIDIA to run optimized inference on GPU
- **FPGA**: using Vitis-AI workflow provided by <u>Xilinx</u> for inference acceleration









Cluster reconstruction with DNN

Current cluster position reconstruction in NSW with different algorithms:



Different tests performed:

- Test on the trained model (floating-point **model**) with GPU
- Test on a quantized model with GPU
- Test of the quantized model on the FPGA

Simple DNN for hit position reconstruction

quantisation







Pattern recognition with RNN



- Not optimized for NSW reconstruction:
 - 2D histogram binning optimization
 - Choice of cut on number of hits in maxima
 - Large number of fakes with high occupancy
 - Time increase with occupancy

Implementing new machine learning algorithm RNN 6

- Pattern recognition to discriminate muons hits from background hits exploiting info throughout layers
- Standard current alg: Hough Transform
 - Each curve in the Hough space represents the family of lines passing through a reconstructed point
 - We define a 2D histogram in the Hough space
 - Segments are represented by maxima (ρ_0, θ_0)





Pattern recognition with RNN

- RNN are optimized to identify sequences, and work with sparse data
- Results on the standalone G4 sim for all the levels of bakcground
 - cluster position reconstructed with DNN

Input variables: 2D vector with hits position in a layer (using padding) for each layer Label: bool variable identifying layers with track hits + vector with info on hit association to a track





Pattern recognition with RNN

Batch size 1	Inference time (s)	CPU load/core	GPU load
CPU 1 core ONNX	$1.5 \cdot 10^{-3}$	100 %	
CPU 10 core ONNX	1 · 10 ⁻³	100 %	
GPU TensorRT	$1 \cdot 10^{-2}$		23 %

Batch size 1000	Inference time (s)	CPU load/core	GPU load
CPU 1 core ONNX	$8.5 \cdot 10^{-1}$	100 %	
CPU 10 core ONNX	1 · 10 ⁻¹	100 %	
GPU TensorRT	$2 \cdot 10^{-2}$		50 %

(Batch size \rightarrow number of features set processed in parallel)

• It was supposed to be possible to include it in the Vitis-AI workflow • Could work with the hls4ml workflow (studies ongoing)

- Measurement of inference time VS batch size on CPU and GPU
 - Using **ONNX for CPU optimization**
 - Using TensorRT for GPU optimization
- For small batch size CPUs with ONNX are preferable
 - TensorRT best at optimizing GPU usage at large batch sizes
- Latency per event on GPU with TensorRT ~ $10\mu s$ for $batch_size \sim 4096$
- CPUs and GPUs are already within HLT requirements
- Total Parameters: 1.3M
- Also tested on different models with different #parameters (x1.6 and x2.5 parameters)
 - Inference time increases up to 25 %







CNN for pattern recognition

- neural networks
- built directly from firing strips



 $CNN \rightarrow pre-processing step to built images (to be estimated)$ (RNN)



Timing and performance on CPU/GPU/FPGA

- DNN and CNN models successfully tested on CPU, GPU and several FPGAs
- Comparing CPU (ONNX) / GPU (TensorRT) / FPGA (Vitis AI) for DNN and CNN inference
 - Batch size is ~ fixed in the case of the FPGA, free for CPU/GPU
- VCK5000 can operate with batch sizes 4,6,8
 - FPGA times are not a simulation, are real processing times obtained on the U50, U250 and Versal VCK5000



• Overall CPU already meets the requirement imposed by the HLT latency • Study on CPU load needs to be done, as well as the power dissipations



- Model optimization (pruning) not used yet
- Quantization: model parameters from float32 to int8
- Compiler transforms the model in a set of instructions and a dataflow model



Conclusions

- Study of new possible algorithms to be implemented in the **muon HLT algorithms**

 - DNN and CNN successfully tested on FPGA
 - O(few ms) achieved for inference time
 - RNN has very good performances in terms of rejection and efficiency
 - to be compared with offline Hough-transform in terms of timing
 - - Implementation with hls4ml on going

Thank you for your attention!

• Maintain good performance in high occupancy environment in terms of residuals (DNN) and efficiency-rejection (RNN)

• No test on FPGA : LSTM layers currently not supported, only available in Demo Networks on specific FPGAs



TensorRT

- architecture. This enables support for specialized layers and custom network architectures



- Allocates memory to tensor only during usage
 - reducing memory footprints
 - avoiding allocation overhead

• Deep Learning Model Support: wide range of deep learning frameworks including TensorFlow, PyTorch, ONNX, and Caffe • Plugin Architecture: TensorRT's functionality extendable by implementing custom layers and operations using its plugin



- **ONNX Runtime:** high-performance execution engine specifically designed to efficiently run ONNX models
 - open-source project
- ONNX Runtime automatically performs optimizations such as weight quantization, layer fusion, and operation parallelization

Deep Learning Model Support: wide range of deep learning frameworks including TensorFlow, PyTorch, and Caffe



Cross-Platform: compatible with a wide range of hardware and software platforms, including edge devices, CPUs, GPUs, and specialized accelerators

Recurrent neural network

Recurrent Neural Network

- Designed to deal with sequential data
- At each step, it takes as input the input at time t and the output at time t-1





- Recurrent Neural Network have problems with long term memory
- The more time steps, the more the back-propagation gradient vanishes -> NN does not learn long term dependencies
- LSTM networks can solve the long term memory problem



CNN structure

Layer (type)	Output Shape
input_1 (InputLayer)	[(None, 3000, 16, 1)]
conv1 (Conv2D)	(None, 3000, 16, 2)
pool1 (MaxPooling2D)	(None, 1500, 16, 2)
conv2 (Conv2D)	(None, 1500, 16, 4)
conv3 (Conv2D)	(None, 1500, 16, 8)
pool3 (MaxPooling2D)	(None, 750, 16, 8)
conv4 (Conv2D)	(None, 750, 16, 16)
pool4 (MaxPooling2D)	(None, 750, 8, 16)
conv5 (Conv2D)	(None, 750, 8, 16)
up_sampling2d (UpSampling2D)	(None, 750, 16, 16)
conv6 (Conv2D)	(None, 750, 16, 16)
up_sampling2d_1 (UpSampling 2D)	(None, 1500, 16, 16)
conv7 (Conv2D)	(None, 1500, 16, 8)
up_sampling2d_2 (UpSampling 2D)	(None, 3000, 16, 8)
conv8 (Conv2D)	(None, 3000, 16, 2)
output (Conv2D)	(None, 3000, 16, 1)
======================================	

Param #	#
0	
194	
0	
100	
392	
0	
6160	
0	
32784	
0	
2064	
200 4 0	
0	
1032	
0	
120	
130	

RNN results

