



MAPS-based tracker developments from ITS3 towards FCC-ee

FCC Week 2024 - San Francisco, 10-14 June 2024

Giacomo Contin Università di Trieste & INFN Sezione di Trieste









- ALICE Upgrades and FCC-ee common challenges
- ITS3: ALICE vertex detector upgrade for LHC Run 4
 - Ultra-thin, truly cylindrical, wafer-scale MAPS
- ALICE 3: future heavy-ion experiment for LHC Run 5 and beyond
 - Compact all-silicon MAPS tracker, from 5 mm to
- Conclusions





ALICE Upgrades and FCC-ee common challenges




 The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance

Can the R&D for ITS3 and ALICE 3 serve as a stepping stone for FCC-ee vertex and tracker detectors?



Tracker⁵⁾

Position precision Low X/X Low power High rates Large area wafers3) Ultrafast timing4) Radiation tolerance NIEL Radiation tolerance TID Position precision Low X/X Low power High rates Large area wafers³⁾ Ultrafast timing4) Radiation tolerance NIEL Radiation tolerance TID





ALICE Upgrades and FCC-ee common challenges



• The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance


Target performance	ITS3	ALICE 3	FCC-ee
Position precision	5 μm	2.5 μm	3 μm
X/X ₀ per layer	0.09% <i>(average)</i> 0.07% <i>(most of active region)</i>	0.1 %	0.3 %
Power consumption	40 mW/cm ² (active region)	20 mW/cm ²	50 mW/cm ²
NIEL	$10^{13}1 MeV n_{eq}/cm^2$	10 ¹⁶ 1MeV n _{eq} /cm ² (<i>LOI, *</i>)	$\sim 6 \times 10^{12} n_{eq}/year$
TID	1 Mrad	300 Mrad <i>(LOI, *)</i>	~3.4 Mrad/year
Maximum hit rate	$< 10 \text{ MHz/cm}^2$	94 MHz/cm ²	400 MHz/cm ² (*)
			* hairs a land

^{* =} being revised



ALICE silicon tracker development path








INF

FCC Week 2024 - giacomo.contin@ts.infn.it

ALICE silicon tracker development path







INF

FCC Week 2024 - giacomo.contin@ts.infn.it


ITS3 layout and material budget



L0 [r] = 19 mm


- 3 layers of curved, \leq 50 μm thick, wafer-scale MAPS in TPSCo 65 nm CMOS process

- Replacing ITS2 Inner Barrel (innermost radius reduced from 24 mm to **19 mm**)
- Each half-layer made of one wafer-size flexible sensor
- In-silicon data transmission and power distribution
- Minimal carbon foam support structures
- Air cooling



Minimal material budget: $\sim 0.09\% X_0$ on average

- **Uniform ~0.07% X**₀ on most of the acceptance
- Longerons at the equatorial long edges of the half-layer
- Half-rings at the bent ends of the half-layer








ITS3 chip development plan




- Multi-Layer Run 1 (MLR1): first MAPS in TPSCo 65 nm CMOS
 - Transistor test structures
 - Analog and digital test structures
 - Achieved goal: full process qualification





- Engineering Run 1 (ER1): first large area sensors
 - Main goals: excercize and validate stitching
 - Chips work, main yield issue understood
 - Full characterization currently ongoing
- Engineering Run 2 (ER2): first ITS3 sensor prototype
 - Now: specifications frozen, design being finalized
 - Submission to foundry planned for Fall 2024
- Engineering Run 3 (ER3): **ITS3 sensor** production







PAST

FUTURE




65 nm CMOS process validation and radiation hardness

over a wide operating range

TPSCo 65 nm CMOS process validated on MLR1 test structures:

- Efficiency > 99%
- Fake-hit rate < 2.10⁻³ pix⁻¹ s⁻¹
- Radiation hardness demonstrated beyond 10 kGy + 10¹³ 1MeV n_{eq} cm⁻²
 - Still efficient with 10¹⁵ 1MeV n_{eq} cm⁻² at room temperature





140

ITS3 requirement




ITS3 sensor performance: spatial resolution



ITS3 spatial resolution requirement: 5 μm

- Test beam measurements on APTS with different pixel pitches
- Requirement met for pitch \leq 20 µm at standard operating settings
- Projected resolution with (20.8 μm x 22.8 μm) ITS3 target pixel pitch meets the requirement



- Sensor **position stability** required to be within 2 μm






ITS3 sensor performance: power consumption



- ITS3 maximum **power density: 40 mW/cm²** in the pixel matrix
- In-pixel power consumption minimization studied on DPTS by optimizing front-end settings
 - 16 mW/cm² as measured on 15 µm pixel
 - 7.6 mW/cm² if projected to the final ITS3 sensor pixel pitch



Detection efficiency and fake-hit rate Vs threshold and amplifier biasing current as measured on 15 μ m pitch **DPTS**






to be measured on stitched sensor matrix




ITS3 sensor performance: stitching



- MOnolithic Stitched Sensor (MOSS):
 - 10 Repeated Sensor Units (RSU) stitched together
 - **25.9 cm x 1.5 cm** 18 μ m and 22.5 μ m pitch 5 FE variants
 - Stitched backbone allows to control and read out from left edge
 - Each unit can be powered and tested separately
 - Main yield issue understood











ITS3 sensor performance: stitching



- MOnolithic Stitched Sensor (MOSS):
 - 10 Repeated Sensor Units (RSU) stitched together
 - 25.9 cm x 1.5 cm 18 μm and 22.5 μm pitch 5 FE variants
 - Stitched backbone allows to control and read out from left edge
 - Each unit can be powered and tested separately
 - Main yield issue understood









Bent MAPS: performance validation




- MAPS performance in **curved geometry** has been validated
 - Efficiency preserved on bent ALPIDE (180 nm CMOS sensors)
 - Charge collection properties preserved on bent APTS (65 nm CMOS)






- Large-area sensor bending
 - Technique and procedure have been mastered
 - Tests on functional bent stitched sensors in preparation




ITS3 air cooling studies



- Tests in wind tunnel on breadboard model
 - Dummy silicon sensor with copper serpentine heater
 - Thermal load: 25 mW cm⁻² in matrix, 1000 mW cm⁻² in end-caps
- Temperature difference from inlet and within the sensor < 5°C with 8 m/s airflow between the layers
- Mechanical assembly with carbon foam half rings keeps vibrations within ± 0.5 μm with 8 m/s airflow






(mm)



ALICE silicon tracker development path








INF

FCC Week 2024 - giacomo.contin@ts.infn.it

ALICE 3





z(m)

Next generation **compact experiment for LHC Run 5** and beyond

• 60 m² low-mass all-silicon tracker fully made of MAPS

n = -2.0

n=-3.5 $\eta = -4.0$

- **Retractable vertex detector** for unprecedented pointing resolution
- Large acceptance: -4 < η < 4
- Excellent PID capabilities thanks to TOF and RICH detectors
- Superconducting magnet system

-1.0

- Continuous readout and online data processing to access rare signals
- Target interaction rates x2 in Pb-Pb and x50 in pp (24 MHz) wrt Run 3 & 4



- **Scoping Document** in preparation ٠
- Specific **R&D starting up** •






ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at 5 mm from the interaction point
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage








ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at 5 mm from the interaction point
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage








ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at **5 mm from the interaction point**
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage



- Unprecedented spatial resolution: 2.5 µm
- Extremely low material budget: 0.1% X₀/layer
- Hit rate: up to 94 MHz cm⁻² •
- Main R&D challenges:
 - Radiation hardness
 - 10¹⁶ 1MeV n_{eq} cm⁻² + 300 Mrad (LOI values)
 - In-vacuum mechanics and cooling
 - 10 µm pixel pitch
 - Data and power distribution








ALICE 3 Middle Layers and Outer Tracker


60 m² of silicon

- 8 barrel layers (3.5 cm < radius < 80 cm)
- 2 x 9 end-cap disks
- Material budget: 1% X₀/layer
- Position resolution: 10 µm (~ 50 µm pixel pitch)
- Low power consumption < 20 mW/cm²
- 100 ns time resolution to mitigate pile-up



Main R&D challenges:

- Module design for industrialized production
- Low power consumption while preserving timing performance








ALICE


ALICE 3 Middle Layers and Outer Tracker



- Specific layouts being proposed for Middle Layers
 - 3-4 layers outside the beam pipe (r < 20 cm)
 - Material budget reduction from 1% to 0.1% beneficial for secondary particles and soft e⁻



Standard staves/module layout (LOI)



ITS3-like bent large-area sensors

Blade/wheel barrels and disks

- Vertex Detector, Middle Layers and Outer Tracker need specific sensor optimizations:
 - Towards a common, versatile R&D path forking into two separate chips
 - Easier for other applications like FCC-ee to build on it





Conclusions and Outlook



- The ALICE Upgrades for LS3 and LS4 are targeting ambitious detector performance
- **ITS3:** ultra-thin, truly cylindrical, wafer-scale MAPS vertex detector upgrade for Run 4
 - Now approaching the construction phase
 - Full-size stitched sensor design being finalized
 - R&D on all aspects reached maturity **TDR** approved by the CERN Research Board
- ALICE 3, future LHC heavy-ion collider experiment for Run 5 and beyond
 - Compact **all-silicon tracker** design, pioneering several R&D objectives:
 - Increased spatial resolution, radiation hardness and rate capabilities on In-vacuum retractable Vertex Detector
 - Large-scale integration of low power consumption sensors on the **Outer Tracker**
 - LOI published, Scoping Document in preparation
- ITS3 and ALICE 3 upgrades can serve as stepping stones towards FCC-ee







Thank you for your attention!

















ALICE Upgrades' motivations and requirements


Physics Motivations:

Study of QGP in ultra-relativistic heavy-ions collisions search for rare, low momentum probes, reconstruction of displaced decay topologies:

- Heavy flavour hadrons at low p_{T}
- Thermal dileptons
- Precision measurements of light (hyper)nuclei and searches for charmed hypernuclei


Tracker upgrade requirements:

- Increase of effective acceptance (acceptance x readout rate)
- Improve tracking and vertexing performance low $p\tau$ for combinatorial background suppression
 - \rightarrow Excellent spatial resolution, minimal inner radius and low material budget are needed






ITS3 pointing resolution







ALICE 3 tracking performance



INF

