

C. Baltay  
August 8, 2011


# Chronopixels

## Monolithic CMOS Pixel Detectors for ILC Vertex Detection

C. Baltay, W. Emmet, D. Rabinowitz  
Yale University


Jim Brau, N. Sinev, D. Strom  
University of Oregon

# SiD Vertex Detector Layout



5 barrel layers  
4 end disks

5 Tesla



# SiD Vertex Detector

Table I: CMOS Detector Barrel Configuration

Layer	Radius (cm)	Total Length (cm)	No. of Chips	Chip Size (cm <sup>2</sup> )
1	1.4	12.5	12	12.5×1.2
2	2.5	12.5	24	12.5×1.2
3	3.6	12.5	20	12.5×2.2
4	4.8	12.5	20	12.5×2.2
5	6.0	12.5	24	12.5×2.2

- **BARREL**
  - 100 sensors
  - 1750 cm<sup>2</sup>

Table II: CMOS Detector Forward Disk Configuration

Annulus	Inner Radius (cm)	Z (cm)	No. of Chips	Chip Size (cm <sup>2</sup> )
1	1.6	7.6	24	1.5×0.9
	3.1	7.6	24	4.4×2.2
2	1.6	9.5	24	1.5×0.9
	3.1	9.5	24	4.4×2.2
3	2.0	12.5	24	1.1×0.9
	3.1	12.5	24	4.4×2.2
4	2.0	18.0	24	1.1×0.9
	3.1	18.0	24	4.4×2.2


- **FORWARD**
  - 288 sensors
  - 2100 cm<sup>2</sup>

**Consider Typical Chip of 12.5cmx2.2cm**

# Time Structure for the ILC Design

---

Assume this design for the ILC



Background Calculation:

At 1.5 cm from Interaction Point with 3 Tesla field expect

**0.03 hits /mm<sup>2</sup>/bunch crossing**

Will use this number for the entire detector

# Monolithic CMOS Pixel Detectors

---

## → What are they?

- New CMOS technology makes pixels as small as  $10\ \mu \times 10\ \mu$  possible
- Each pixel has its own intelligence (electronics) under the pixel
- Unlike CCD's, all pixels are NOT read out in a raster scan
- Reads out x,y coordinates only of pixels with hit (i.e., exceeding an adjustable threshold) at 50 MHz
- Monolithic design - photosensitive detector pixel array and read out electronics for each pixel on the same piece of silicon - can be quite thin (less than  $50\ \mu$ )

# Conceptual Design

---


- During the past years, working with SARNOFF, we developed a conceptual design that:
    - we believe will work for an ILC Vertex Detector
    - that SARNOFF believes they can build.
  - Plan to integrate over pulse train and readout during 200 msec between trains to avoid EMI (Electromagnetic Interference) during train.
    - Occupancy would be too high
    - **BUT** - for each hit, readout x,y, AND **time of hit** (time to better than 300 nsec precision effectively tagging each hit with its bunch crossing number)
    - Therefore the name **Chronopixel**
    - In analyzing Vertex detector data look only at hits which occurred in the same single bunch crossing
- Occupancy  $\sim 10^{-6}$  at 0.03 hits/mm<sup>2</sup>!!

# Current Design

---

- Monolithic CMOS Process (0.045 micron technology)
- Single Layer of Pixels, in the range of 10umx10um to 15um to 15um
- Detect Hits above adjustable Treshhold
- Store time of Hit, up to 4 hits/pixel
- Integrate over Bunch Train, Readout during 200 msec between trains
- Digital Readout(no Analog)

# Simplified Chronopixel Schematic



Essential features: Calibrator, special reset circuit



# Signal to Noise Considerations

---

- Would like 99% efficiency even for particles whose charge is shared evenly between two pixels.
- Would like threshold to be at 5 sigma of the noise to keep fake hits to below 1/3 of the real hits i.e.  $<0.01 \text{ hits/mm}^2$  or  $10^{-6}/\text{pixel}$

<u>Epilayer (<math>\mu</math>)</u>	<u>electrons at 99%</u>	<u>threshold</u>	<u>acceptable noise</u>
4	40	20	4
7	125	63	13
10	250	125	25
15	400	200	40
20	550	275	55

# Readout Procedure and Speed

- Expected hit rates:
  - Consider chips  $22 \text{ mm} \times 125 \text{ mm} = 2750 \text{ mm}^2$
  - Total no. of  $10 \mu \times 10 \mu$  pixels =  $27.5 \times 10^6$  pixels/chip
  - Total hits  $.03 \times 2820$  bunches  $\times 2750 \text{ mm}^2 = 2 \times 10^5$  hits/chip
- Number of bits to read out one hit pixel
  - X info ( up to 2200) – 12 bits + parity = 13 bits
  - Y info (up to 12500) – 14 bits + parity = 15 bits
  - Time (up to 3000) -12 bits +2 parity = 14 bits
  - 42 bits total
- $2 \times 10^5$  hits/chip  $\times 42$  bits/hit/50 MHertz = 168 msec.
- This should work, but not much safety margin in case the background is much higher than anticipated.
- Preferred Readout scheme-
  - Divide device into 40 segments, read these out in parallel into a FIFO buffer at 50MHertz (~4msec)
  - Read out FIFO buffer at 1/2 Ghertz (~16 msec)
  - This has a factor of ~10 safety margin (we have 200 msec)
- The 42 bits/hit and the readout time can be further reduced by a more clever readout scheme.

# Charge Spreading


- It is important to keep charge spreading to much smaller than the pixel size so that we can give up on the analog information.
- How small can we keep the charge spreading
  - Thickness of epitaxial layer –  $15\ \mu$
  - Deplete epitaxial layer – need high resistivity,  $\sim 10\ \text{Kohm cm}$
  - Can keep charge spreading to a few microns

3D Simulations under way to study these effects  
(Nick Sinev)

# Power Dissipation Analysis

	Component	Optimized Power Dissipation	Before Optimization
Analog	Detector	9.9uW	11.7uW
	Comparator	27.0uW	35.1uW
	Sub_total	36.9uW	46.8uW
Digital	Timing Logic	0.05uW	
	Counter/Decoder	0.07uW	
	Mem. Array	~ 0uW	
	IO Interface	0.01uW	
	Sub_total	0.13uW	
	Total	37.03uW	

# Power Reduction Method



- \* Activate the Detector and the Comparator during the Bunch Train (~2msec) and deactivate during the Readout time(~200 msec)
- \* Power reduction Ratio of  $\sim 1/100$
- \* 0.37 Watts per 2cmx12.5cm chip( 15mWatts/sqcm)
- \* We expect that this can be further reduced

# Other Considerations

- Dark Current
  - Will reset array after each bunch crossing so dark current should not be a problem during 337 nanosec
- Operating Temperature
  - Sarnoff expects modest cooling ( $\sim 0^{\circ}\text{C}$  adequate)
- Device Thickness
  - Thinning to  $\sim 50\ \mu$  looks feasible

# The First Prototype

---

---

- The ultimate design calls for
  - 45 nm Process Technology
  - 10 to 15 micron pixels
  - 15 micron thick epilayer
  - High resistivity Silicon
- What was easily available for prototype 1
  - 180 nm Process Technology
  - Can do 50 micron pixels
  - Readily available Si with routine TSMC fabruns has 7 micron epilayer and low resistivity

# The First Prototype

---

---

- In order to get first prototype quickly and for a cost we can afford we opted for the TSMC process with the readily available Si with 7 micron epilayer and low resistivity
- The main purpose of this first prototype is to test the electronics performance of the chronopixel design such as noise performance, comparator accuracy and stability, scan speed and power dissipation
- Fab started, expect batch of 40 (minimum order) devices in February of 2008



# Parameters of the First Prototype and the Ultimate Devices

---


## Design Values

<u>Parameter</u>	<u>Ultimate Device</u>	<u>First Prototypes</u>
Chip Size	125 mm x 20 mm	5 mm x 5 mm
Array Size	12,500 x 2000 pixels	80 x 80 pixels
Pixel Size	10 $\mu$ x 10 $\mu$	50 $\mu$ x 50 $\mu$
Memory Depth	14 bits x 4 deep	13 bits x 2 deep
Epilayer Thickness	15 $\mu$ m	7 $\mu$ m
Epilayer Resistivity	10 kilo ohm cm	10 ohm cm
Detector Sensitivity	10 $\mu$ V/e	10 $\mu$ V/e
Detector Noise	25 electrons	25 electrons
Comparatory Accuracy	0.2 mV rms	0.2 m V rms
X-scan Speed	25 MHz	25 MHz
Power Dissipation	0.15 m W/mm <sup>2</sup>	0.15 m W/mm <sup>2</sup>
Chip Power	0.4 W/chip	4 m W/chip
Process Technology	45 nm	180 nm mixed signal CMOS TSMC Process

# Completed Layout


---

- Completed Layout of Sarnoff fits 563 transistors into  $50\ \mu\text{m} \times 50\ \mu\text{m}$  pixels for 180 nm technology
- Detector sensitivity  
 $10\ \mu\text{V}/e$  (eq. to 16 fF)
- Detector noise  
25 electrons
- Comparator accuracy  
 $0.2\ \text{mV rms}$  (cal in each pixel)
- Memory/pixel  
2 x 14 bits each
- Ready for 5mmx5mm array submission
- Designed for scalability  
eg. no capacitors in signal path




# The First Prototype

- Prototype 1 Fab finished
  - Fabricated 40 **5x5 mm** chips,
  - 50 $\mu$  x 50 $\mu$  pixels
  - **TSMC 0.18  $\mu$  technology**
    - Epi-layer 7  $\mu$
    - Low resistivity ( $\sim 10$  ohm\*cm) silicon
- Test electronics completed and debugged
  - Designed and fabbed at SLAC
- **Chronopixel chip tests completed**





Teststand is working !




# Results of tests of First Prototype

- Tests show that the **general concept is working**.
- Mistake was made in the power distribution net on the chip, which led to only small portion of it being operational.
- Calibration circuit **works as expected** in test pixels
- Noise figure with “soft reset” is within specifications ( Measure noise of **24 e**, specification is 25 e).
- Sensitivity measured to be **35.7 $\mu$ V/e**, exceeding design spec of 10 $\mu$ V/e.
- Comparator accuracy **3 times worse** than spec, need to improve this in prototype 2.
- Sensors leakage currents (**1.8 $\cdot$ 10<sup>-8</sup>A/cm<sup>2</sup>**) is not a problem.
- Readout time **satisfactory**

## Plans for Prototype 2

- Design of the second prototype underway
  - Planning on **TSMC 65 nanometer** process
  - Designing for **18 micron x 18 micron** pixels
  - Correct mistakes of first prototype
  - Changing to **NMOS process** for improved charge collection efficiency
- Expect TSMC fab run **late this calendar year**

# NMOS Process



# End of Show









# Signal to Noise


---

- Signal due to particle crossing Silicon has a broad distribution
- Peak or mean signal is not the relevant consideration
- Question to ask is at what signal level (i.e. at what threshold) do we detect  $>99\%$  of the particles
- Charge may be shared between two pixels

# 1 GeV Pion Ionization Spectra



# Inefficiency vs. Threshold



# Threshold for 99% Efficiency vs. Epilayer Thickness

