


LHC BLM Firmware Update during TS1-23

238th Machine Protection Panel Meeting

Mathieu Saccani (SY-BI-BL) on behalf of the BLM team 14/06/2023

BLMLHC Optical Link Architecture


- Surface Processing Electronics (BLETC): 2x2 redundant optical links receiver (carrying the same info)
- Link quality is evaluated at the reception: if no good package from either link, an interlock is generated
- Optical receiver very sensitive to temperature





Optical Link Reception


- Redundant link
- Protected by CRC32
- Frame ID counter



40us frame (20x16bits word)

TLK1501 Deserializer

- 40MHz clock
- 2 control bits: StartOfFrame (SOF) + RestOfFrame (ROF)
- 16 data bits Optical receiver mezzanine: EMDS https://edms.cern.ch/document/493588/4



Simulation example


BLETC Firmware

- Receive asynchronous links (clock + 2ctrl + 16data)
- Wait for both frames
- Decide which frame to keep:
 - CRC
 - card ID
 - frame ID increase



Spurious Optical Link Errors

This issue may have been present since Run1.



Extract AFT (*approx. numbers)

Partially solved by decreasing the rack temperature during Run2.


But the temperature was increased during LS2, and not lowered after.

Temperature set back from 23 °C to 16°C on the 24th May 2023.

Example of spurious dump: https://issues.cern.ch/browse/BIBML-2710
Example of thermalized rack reconfiguration: https://issues.cern.ch/browse/BIBML-2741



BLM AFT cardiogram view (2015)




BLM rack temperature reduction in May 2023



Optical Link Reception Issue

- An investigation on the spurious dumps in April/May 2023 allowed to identify the source of the issue.
- Failure case: 1 intermittent faulty link leading to a spurious failure of the entire decision-making process for both links!
- The Frame ID check frameID(n+1) = frameID(n)+1 is done twice on the same frame: on the good link. then on the bad one.
- Happens in very specific conditions: temperature & weak tunnel transmitter make 1 link unstable
- FW code to be updated: fully synchronous decision process (no clock domain crossing) → easy to update and simulate



Data reception in the processing FPGA



Redundant Link Arbitration Misalignment

Firmware issue:

If one link is shifted and the end of packet is missing, the good link is used, but the **bad link is taken into account for the Frame ID check**, as the corresponding "lost" flag arrives **1 cycle to late** and the CRC_ok is not reset.

Consequence 2 FID errors are both frames are compared consecutively.

This issue happens only:


- 1- at <u>high temperature</u>: optical diode unstable, and the deserialiser TLK1501 at the limit (resynchro cycles + CRC errors, + lost frames).
- 2- when one link is good and the other recovers and stops continuously.
- 3- when the bad link received frame is shifted by exactly one 25ns clock cycle

Correction: 2 changes in the RTL code

- frame_done is now **pulsed**
- lost_link flag generated one cycle before.

Validation: non-regression tests played in simulation.

Temperature → incomplete frame
Link1 is good & Link2 intermittently faulty
Bad link is shifted by one 25ns cycle




Lab Testbench

Custom and manual testbench on one board: **no more error spurious**.

In the lab, 2 BLETCs board running:


- v1.2.4 corrected FW
- v1.2.2 current operational FW



Tune the optical attenuator to reach the limit on one link, then the other.

More statistics: since TS1-23 in LHC >600 processing boards run the v1.2.4.

Can be easily **rolled-back** if needed.




Testbench in the lab




Deployment and test with beam


The new firmware v1.2.4 was deployed during TS1-23 on the 19th June 2023 (https://issues.cern.ch/browse/BIBML-509). We have CRON jobs to get daily reports: temperatures & optical link diagnostics.

- → Still a few hot boards and weak links
- → No spurious dump detected since the upgrade.



BLM Electronics Temperature Report at 6L





Link error vs temperature at 6L



BLMLHC Future Plan

- New surface processing electronics will be deployed during LS3: VFC-HD (embedded deserializer, larger/faster FPGA)
- New tunnel acquisition electronics will de deployed during LS4 (new optical transmitter)

