

Integration aspects of highly granular calorimeters

WP8 T2.1

Katja Krüger (DESY), with slides prepared by Vincent Boudry

LLR, Institut Polytechnique de Paris

for

**CERN, CNRS-IJCLab, CNRS-LLR, CNRS-LPNHE,
DESY-HH, FZU, JGU, TAU**

materials from Y. Benhammou, A. Irlès, K. Krüger, J. Maalmi E. Sicking *and others*

AIDAinnova 3rd annual meeting

19/03/2024, Catania



WP8 Task 8.2/1



Task 8.2.1 Towards next generation highly granular calorimeters

Task 8.2.1

- Development of a **common** electromagnetic and hadronic **calorimeter data concentration interface** for minimised space and power consumption
- **Demonstrator** with functional active detector elements and full read-out chain (D8.1)

Integration aspects of highly granular calorimeters

Highly granular electromagnetic and hadronic calorimeters at future colliders will have up to 10^8 readout cells, calling for common solutions for services such as data concentrators interfacing the embedded front-end electronics and the data acquisition outside the detector.

*This subtask will develop **compact and innovative data concentrator and power distribution units**, serving more than 10^6 cells and satisfying the tightest space and power constraints.*

*The technical solutions will be embedded in **a demonstrator** that will be **applicable** to particle physics detectors at future $e+e-$ colliders such as ILC, CLIC, CEPC, FCC-ee.*

*For this demonstrator, mechanical structures and silicon and scintillator **based active elements will also be provided***


High-Granularity Calorimeter Prototypes

FCAL for ILD, LUXE



SiW-ECAL for ILD, LUXE

AHCAL for ILD

For Higgs Factories











Outer active radius $R = 195.2$ mm



Si 5×5 mm²



x 4




SiW-ECAL Technological Prototype beam test at DESY & CERN




FEV10, 11, 12

- BGA packaging
- Incremental modifications
- From v10 -> v12
- Main "Working horses" since 2014



FEV-COB

- Chip-On-Board : ASICs wirebonded in cavities
 - Thinner than FEV with BGA
- Based on FEV11
 - External connectivity compatible




FEV13


- BGA packaging
 - Improved routing
 - Local power storage
 - Different external connectivity

Pedestal widths, 1st memory cells, per asic


COB



FEV12



FEV13



- (Average \pm Standard Deviation) of Sigmas for all 64 channels in the same chip
- Latest PCBs, with optimized routing of power distribution shows better behavior
- Slightly larger spread on COB due to a near lack of decoupling capacitors

mpv_layer7_xy

mpv_layer3_xy

No problem since no beam expos


• We have good layers ...

- Homogeneous response to MIPs over layer surface
- Here white cells are masked cells due to PCB routing
- Understood and will be corrected


mpv_layer4_xy

... and not so good layers



- Inhomogeneous response to MIPs
 - Partially even no response at all, in particular at the wafer boundaries
 - To be understood, may require dedicated aging studies
- Have since last week access to the different stages of the ASICs
 - => major debugging tool
- In any case less good layers will be replaced in coming months



Masking Beam profiling





Yuichi Okugawa (PhD in Feb.)



Building of a uniform SiW-ECAL prototype

Rationale:

- Current prototype
 - 4(5) types of PCBs №3 sensor thicknesses (320, 500, 625 μm)
 - (un)gluing issues
- Material for 15 ASUs available \rightarrow full single tower
 - FEV2.1 boards, wafers, components
- Application cases :
 - LUXE@XFEL, EBES@KEK, Lohengrin@ELSA
 - Extreme QED & Dark γ searches
 - low energy, rates, ...
 - LUXE: FCAL prototypes \rightarrow common DAQ Application.
 - Could be built from *same cards* in 2 \times 12
 - Needs: sensors (€), (Mech. structure), W



→ Homogenous prototype


Goal:

- 15 layers of FEV2.1 with 500 μ m wafers
 - Uniform and more performant electronics
 - Could be used for LUXE and Dark Photons exp's.
- All material available

Main issue: contact PCB–Sensor





- Conductive glue dots of A2–3mm
- Aging, mechanical stress, manipulations. ..

Hitmap, Worst case





Revisiting gluing (IFIC, IJClab, LPNHE)

- PCB metrology
 - Bef. & After curing & soldering
- Glue formula & preparation
- Gluing methods
 - Robot
 - Stencil
- Reinforcement
 - Filling glue
 - Adhesive films



30 PCB of new type (FEV2.1) have been produced


- 1st batch of 4 cabled for tests
- 1 equipped with 4 baby-wafers for HV test
 - Test on-going
- Mechanical test made at IFIC Valencia
 - Not all satisfactory (flatness $\pm 200\mu\text{m}$ in the corners after the cabling involving heating at 300°C); further investigation on the cabling process foreseen



Testing of Skiroc2 ASICs:




- ~ 1/3 of ASICs tested thoroughly on dedicated bench at Ω mega lab prior to soldering on PCB's
 - Statistical analysis completed; testing of the rest will resume soon.
- 64 (4x16) mounted on the FEV2.1
 - Performances (noises, thresholds, ...) will be compared with bench results.

RMS of Fast Shaper for 2 type of packaging



Improvements:

- Power distributions
 - Local power regulation: LDO's
 - Local High Voltage filtering & Supply
- Signal distribution (buffering), data paths
- Monitoring (single ID, temp, probe analogue line)
- ASIC shielding/routing




Pedestal measurements vs. Ch# + Mem# x 100

Status:



- pre-version 2.0 tested, minor corrections needed
 - Noise uniformity dramatically improved (ex: outliers in thr. / 20 !)
- version 2.1 produced
 - before cabling, 2nd metrology, gluing, ...
 - All material available : ASICs being tested

Single channel \bar{A}
the fault on the
ASIC/packageing



Common Readout

- Harmonize readout between CALICE SiW ECAL and AHCAL
- Reduce size of AHCAL interface boards
 - Current design is from 2007
 - Focus was on modularity
 - New SiW ECAL interface board (SL board) optimized for compactness
 - Plan to follow SiW design as much as possible
 - Some differences in powering concept
 - Additional LED calibration system in AHCAL
- Status: just started



Delay in D8.1


D8.1 :

- “Demonstrator of a combined read-out system of highly granular electromagnetic and hadronic calorimeters” **is due M36 (March, 2024)**
 - The development of common DAQ interfaces imply a knowledge/technological transfer from the SiW ECAL to the AHCAL
 - The process is started, but the board design, testing and operation are delayed
- **External events prevents delivery in due time:**
 - The SiW-ECAL wafer-PCB delamination problem needs to be solved before any further test can be made; it was raised as the highest priority on the path to the production of new ASUs.
 - The DESY AHCAL team is responsible for the production of the board for the CMS HGCAL HCAL part;
the unexpected observation of the freezing of radiation damage annealing at -35°C in scintillators forced an urgent change of design, especially of the electronics boards, which has the priority.
- **A delay of the deliverable by six months** to M42 (September, 2024) would allow to produce a few boards for a proof-of-principle test of the SiW-ECAL, which would then form the basis of the transfer to the AHCAL. A combined test of a couple of layers at DESY SiW-ECAL+AHCAL is foreseen for June 2024.

Wafers testing with CERN test bench

- Probe board adapted to CALICE wafers (90×90 mm², 256 pads) has been designed and produced
 - 2 for LUXE @ TAU (Tel Aviv),
 - 1 for CALICE/LUXE @ IFIC Valencia
- A test bench is being mounted at IFIC

System needed for electrical sensor characterisation in prototyping phase and for quality control in mass production (IV, CV, V_{BD}, V_{FD}, C_{FD})



Calice TAU sensors for LUXE

90 CALICE sensors received mid November

A probe card was designed and received in November from CERN (paid by TAU and IFIC).

December :


- modification of the probe station mechanics and installation of the probe card

January :

- we checked the LUT of the pins (pins number \rightarrow DAQ channel)
- Started to test first sensors.
- Taking time to define the test procedure



System needed for electrical sensor characterisation in prototyping phase and for quality control in mass production (IV, CV, V_{BD} , V_{FD} , CFD)



| | | | | | | | | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 241 | 242 | 243 | 244 | 245 | 246 | 247 | 248 | 249 | 250 | 251 | 252 | 253 | 254 | 255 | 256 |
| 225 | 226 | 227 | 228 | 229 | 230 | 231 | 232 | 233 | 234 | 235 | 236 | 237 | 238 | 239 | 240 |
| 209 | 210 | 211 | 212 | 213 | 214 | 215 | 216 | 217 | 218 | 219 | 220 | 221 | 222 | 223 | 224 |
| 193 | 194 | 195 | 196 | 197 | 198 | 199 | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 |
| 177 | 178 | 179 | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 190 | 191 | 192 |
| 161 | 162 | 163 | 164 | 165 | 166 | 167 | 168 | 169 | 170 | 171 | 172 | 173 | 174 | 175 | 176 |
| 145 | 146 | 147 | 148 | 149 | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 |
| 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 |
| 113 | 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 |
| 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 |
| 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 |
| 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 |
| 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

