#### XIII International Conference on New Frontiers in Physics

26 Aug - 4 Sep 2024, OAC, Kolymbari, Crete, Greece



#### The Next Upgrade of the ALICE Inner Tracking System: ITS3

Francesco Barile on behalf of the ALICE Collaboration Università degli Studi di Bari & INFN Bari

## The ALICE experiment



- CMS LHC LHC ALICE SPS ATLAS PS
  - Main goal of the ALICE Physics program: study the properties and the evolution of a heavy ion collision, with a particular attention to the Quarkgluon plasma (QGP) state: deconfined state of strongly-interacting QCD matter
  - Review paper (ALICE highlights in Run 1 & 2)

#### DOI: 10.1140/epjc/s10052-024-12935-y

ALTOP

The ALICE experiment: A journey through QCD



# **ALICE Inner Tracking System 2: ITS2**





# **ALICE Inner Tracking System 2: ITS2**









Nine pixel sensors on a **polyimide** flexible printed circuit (FPC) + carbon fibre support structure (Space Frame) + water cooling circuit (Cold Plate).

24 mm



#### • Observations:

- Silicon: 1/7<sup>th</sup> of total material
- Irregularities due to support/cooling and overlapping staves



CERN-LHCC-2019-018 / LHCC-I-034 01/12/2019



The azimuthal distribution of the material of ITS2 Layer 0 traversed by particles with  $|\eta| < 1$ . The angular interval in the figure corresponds to two staves;

F. Barile - XIII ICNFP 2024

ALICE

#### • Observations:

- Silicon: 1/7<sup>th</sup> of total material
- Irregularities due to support/cooling and overlapping staves
- Removal of water cooling:
  - possible if power consumption stays below 40 mW/cm<sup>2</sup>







#### • Observations:

- Silicon: 1/7<sup>th</sup> of total material
- Irregularities due to support/cooling and overlapping staves
- Removal of water cooling:
  - possible if power consumption stays below 40 mW/cm<sup>2</sup>
- Removal of the circuit board (power + data)
  - possible if integrated on chip





#### • Observations:

- Silicon: 1/7<sup>th</sup> of total material
- Irregularities due to support/cooling and overlapping staves
- Removal of water cooling:
  - possible if power consumption stays below 40 mW/cm<sup>2</sup>
- Removal of the circuit board (power + data)
  - possible if integrated on chip
- Removal of mechanical support
  - benefit from increased <u>stiffness</u> by rolling Si wafers





## **ITS3** layout





- Replacement of the ITS2 Inner Barrel with 3 layers
   of **bent** wafer-scale sensor ASIC
  - Three concentric cylindrical layers that are split into an upper and a lower half
  - Each such half-layer is made of one single piece of silicon



# ITS3 – benefits

- Closer to interaction point:
  - innermost layer radius from 24 mm to 19 mm (thanks to the new beam pipe radius: 18 mm  $\rightarrow$  16.2 mm)
- Reduction of material budget per layer  $\rightarrow$  from 0.35% X/X0 to 0.07% X/X0
- Homogeneous material distribution



Engineering model





# **ITS3 requirements and R&D**

- MAPS in 65 nm technology (TPSCo\* CMOS)
- 300 mm wafer-scale chips, fabricated using stitching\*\*
- Bending of silicon, thinned to < 50  $\mu m \rightarrow$  flexible (bent to target radii)
- Air cooling and ultra-light mechanical supports (carbon foam)

CERN-LHCC-2024-003/ALICE-TDR-021 https://cds.cern.ch/record/2890181/files/ALICE-TDR-021.pdf

\* Tower Partners Semiconductor Company

**\*\* Stitching technique:** *Tower Semiconductor Ltd. Stitching design rules for forming interconnect layers, US Patent 6225013B1. 2001.* Stitching allows the connection of otherwise unconnected reticles on a wafer already at wafer production stage.





ALICE





## **ITS3: layer assembly**

3 layer integration





## The ITS3 roadmap





# MLR1: 65 nm technology qualification



**Goals:** Learn technology features / Characterize charge collection / Validate radiation hardness



1.5 mm

1.5 mm

#### **Analogue Pixel Test Structure (APTS)**

- Matrix: 6x6 pixels
- Direct analog readout of central 4x4
- OpAmp buffer for enhanced time resolution
- SF buffer for stable readout
- Pixel pitch: 10, 15, 20, 25 μm





#### **Digital Pixel Test Structure**

- Matrix 32x32 pixels
- Digital readout
- Pixel pitch: 15 µm



**Intensive qualification strategy:** validation in terms of charge collection efficiency, detection efficiency and radiation hardness

## **Developments: process modification**

sharing

Charge

- Based on MAPS and TPSCo 65 nm CMOS technology, 50 µm thick
- Three different chip designs for characterization and gualification purposes:
  - **Standard type** (similar in ALPIDE)
  - Modified type
  - Modified type with gap



## 65nm technology – <sup>55</sup>Fe source response





Seed pixel (pixel with the highest signal in an event)

Seed pixel signal spectra measured with APTS sensors at  $V_{sub} = -1.2 V {}^{55}Fe$ emitted X-rays (5.9 and 6.5 keV photons)

Comparison of pitches for APTS with process modification:

- Pixels of different pitches show similar results → indication of very efficient charge collection
- Allows to choose optimal pitch for the final sensor

## **Radiation hardness**



ALICE

**Seed pixel signal spectrum** (<sup>55</sup>Fe), 15 µm pixel pitch, modified with gap type, APTS sensor irradiated to different nonionising radiation fluences.

Up to the ITS3 radiation hardness requirement (10<sup>13</sup> 1 MeV n<sub>eq</sub> cm<sup>-2</sup>), **the effect of the irradiation is negligible**.

## **Detection efficiency & Fake hit rate**



APTS **detection efficiency** vs. threshold for different pixel pitches, measured at  $V_{sub} = 0 V$ 

- it increases with increasing pixel pitch
- possible operation without reverse substrate bias



DPTS (15  $\mu$ m pixel pitch) **detection efficiency** and **fake-hit** rate as a function of average threshold (V<sub>sub</sub> = -2.4 V).

Irradiation dose received by the chips is indicated by colour (green for dose relevant for ITS3).

Efficiency > 99% and FHR <  $2x10^{-3}$  pix<sup>-1</sup>s<sup>-1</sup> after irradiation at ITS3 requirements

## Stitched MAPS in Engineering Run 1 (ER1, 65 nm)

- Stitched prototypes, produced in engineering run 1 (ER1) in summer 2023, 24 wafer, six of each sensor per wafer
  - MOSS (MOnolithic Stitched Sensor)
    - 14 x 259 mm<sup>2</sup> ٠
    - 6.72 Mpixel, different pitches (18 and • 22.5 µm)
- First subset thinned down to 50 µm
- **Goal:** Show feasibility of stitching process (laboratory + test beam)





## Stitched MAPS in Engineering Run 1 (ER1, 65 nm)

Handling of such a large, thin chip is not trivial  $\rightarrow$  development of tools and procedures! Picking, mounting, bonding







- Test on the pixel matrix: chip is operational
- Beam test campaigns at the CERN PS: efficiency expected from MLR1 chips is confirmed
- Yield: currently under study with extensive characterization campaign with wafer prober

### **Future ITS3 milestones**

- ER2 full size prototype sensor with ITS3 specifications
  - Modular design: each sensor is divided into 3, 4, or 5 segments with 12 RSUs
  - Powering and readout only from end-caps
  - Submission to the foundry in fall 2024
- ER3 final sensor production
- Final assembly and commissioning



### Summary

- ITS3 will be installed during LS3 to be ready for LHC Run 4 (2029-2032)
- Key R&D milestones achieved, in particular,
  - 65nm technology has been validated for the use in ITS3:
    - modified-with-gap design is more efficient compared to the modified and standard design
    - all the tested chips show detection excellent efficiency over large threshold range term for the ITS3 radiation hardness requirements (10 kGy +  $10^{13}$  1 MeV n<sub>eq</sub> cm<sup>-2</sup>)
- Stitching qualification is ongoing:
  - MOSS design is functional
  - First studies on first large-scale stitched sensors performance (ER1) shows promising result  $\rightarrow$  to be extended on more chip and wafers



## Backup







Design reticle







![](_page_26_Picture_1.jpeg)

![](_page_26_Figure_2.jpeg)

Design reticle

![](_page_26_Figure_4.jpeg)

![](_page_27_Picture_1.jpeg)

![](_page_27_Figure_2.jpeg)

Design reticle

![](_page_27_Figure_4.jpeg)

![](_page_28_Picture_1.jpeg)

![](_page_28_Figure_2.jpeg)

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

# **Qualification strategy**

![](_page_30_Picture_1.jpeg)

![](_page_30_Figure_2.jpeg)

Dedicated test system: test in laboratory and test beam facilities

- The chips are glued and wire-bonded to carrier card PCBs
- Test system provides power, biasing, control and readout

## **Spatial resolution**

![](_page_31_Figure_1.jpeg)

DPTS (15 µm pixel pitch) spatial resolution (solid lines) and average cluster size (dashed lines) Vs threshold

- The spatial resolution measured slightly better than pixel pitch /  $\sqrt{12}$  (no degradation with received dose)
- Slight systematic decrease of average cluster size with the increasing non-ionising radiation dose

Nuclear Inst. and Methods in Physics Research, A 1056 (2023) 168589 https://www.sciencedirect.com/science/article/pii/S016890022300579X?via%3Dihub

![](_page_31_Picture_8.jpeg)

## **Power consumption**

![](_page_32_Figure_1.jpeg)

![](_page_32_Picture_2.jpeg)

![](_page_32_Figure_3.jpeg)

**DPTS** front end designed to investigate **power consumption**, critical aspect for the ITS3 (ITS3 target < 40 mW/cm<sup>2</sup>):

- at least a main current  $I_{bias}$  of 30 nA is needed
- 16 mW/cm<sup>2</sup> as measured on 15  $\mu$ m pixel
- 7.6 mW/cm<sup>2</sup> if projected to the final ITS3 sensor pixel pitch

## Circuit

![](_page_33_Picture_1.jpeg)

The topology of the circuit follows an evolutionary path with roots in the ALPIDE sensor chip used in the ITS2.

![](_page_33_Figure_3.jpeg)

Figure 3.40: Simplified schematic of the pixel front-end amplifier and discrimination sections.

#### General requirements for the sensor ASIC design

![](_page_34_Picture_1.jpeg)

Beampipe inner/outer radius (mm)		16.0/16.5	
IB Layer parameters	Layer 0	Layer 1	Layer 2
Radial position (mm)	19.0	25.2	31.5
Length (sensitive area) (mm)	260	260	260
Pseudo-rapidity $coverage^{a}$	$\pm 2.5$	$\pm 2.3$	$\pm 2.0$
Active area $(cm^2)$	305	407	507
Pixel sensors dimensions $(mm^2)$	$266 \times 58.7$	$266\times78.3$	$266 \times 97.8$
Number of pixel sensors / layer		2	
Material budget (% $X_0$ / layer)		0.07	
Silicon thickness $(\mu m / layer)$		$\leq 50$	
Pixel size $(\mu m^2)$		$O(20 \times 22.5)$	
Power density $(mW/cm^2)$		40	
NIEL $(1 \text{ MeV } n_{eq} \text{ cm}^{-2})$		$10^{13}$	
TID (kGray)		10	

Table	2.1:	ITS3	general	parameters.
-------	------	------	---------	-------------

<sup>a</sup> The pseudorapidity coverage of the detector layers refers to tracks originating from a collision at the nominal interaction point (z = 0).

#### General requirements for the sensor ASIC design

![](_page_35_Picture_1.jpeg)

 Table 3.2: General requirements for the sensor ASIC design.

Particle Rate	
Pb-Pb Interaction Rate (average) Pb-Pb Interaction Rate (average) Total particle flux (@164 kHz, Layer 0, $z=0$ cm) Hadronic flux (all centralities, @164 kHz, Layer 0, $z=0$ cm) QED electrons flux (@164 kHz, Layer 0, $z=0$ cm)	$\begin{array}{c} 50{\rm kHz} \\ 164{\rm kHz} \\ 5.75{\rm MHzcm^{-2}} \\ 2.55{\rm MHzcm^{-2}} \\ 3.20{\rm MHzcm^{-2}} \end{array}$
Detection Performance	
Single point resolution Pixel pitch Fill factor (fractional sensitive area) Detection efficiency Fake-hit rate Fake-hit occupancy (10 µs Frame Duration) Frame duration programmable	$ \lesssim 5  \mu m  < 25  \mu m  > 92\%  < 0.1  pixel^{-1} s^{-1}  < 10^{-6}  pixel^{-1}  frame^{-1}  2 -10  \mu s $
Readout Efficiency	
Fraction of Pb-Pb interactions fully recorded, Layer 0 Fraction of incomplete Pb-Pb interactions, Layer 0	> 99.9% $< 1 \times 10^{-3}$
Power Budget	
Power Dissipation Density, Active Region Power Dissipation Density, Peripheral Region	$<40{\rm mWcm^{-2}}\\<1000{\rm mWcm^{-2}}$
Radiation Load	
NIEL TID	$\begin{array}{c} 10^{13}1{\rm MeV}n_{\rm eq}{\rm cm}^{-2} \\ 10{\rm kGy} \end{array}$
Environmental Conditions	
Target Operating Temperature	$15^{\rm o}{\rm C}$ to $30^{\rm o}{\rm C}$

## **ALICE Inner Tracking System 2: ITS2**

![](_page_36_Figure_1.jpeg)

ALICE

#### ITS2

Table 4. Main layout paramet	ters of the new ITS2.
------------------------------	-----------------------

Layer no.	Average	Stave	No. of	No. of	Total no.
	radius	length	staves	HICs/	of chips
	(mm)	(mm)		stave	
0	23	271	12	1	108
1	31	271	16	1	144
2	39	271	20	1	180
3	196	844	24	8	2688
4	245	844	30	8	3360
5	344	1478	42	14	8232
6	393	1478	48	14	9408

![](_page_37_Figure_4.jpeg)

#### https://iopscience.iop.org/article/10.1088/1748-0221/19/05/P05062/pdf

# **ALICE Inner Tracking System 2: ITS2**

![](_page_38_Picture_1.jpeg)

![](_page_38_Picture_2.jpeg)

Built using **ALPIDE**, a Silicon pixel chip based on 180 nm Monolithic Active Pixel Sensor (MAPS)

![](_page_38_Figure_4.jpeg)

ALPIDE die on carrier card

#### ITS2

![](_page_39_Picture_1.jpeg)

Parameter	Inner Barrel	Outer Barrel	
Chip dimensions [mm × mm]	$15 \times 30$		
Silicon thickness [µm]	50	100	
Spatial resolution [µm]	5	10 (5)	
Detection efficiency	> 99%		
Fake-hit probability [evt <sup>-1</sup> pixel <sup>-1</sup> ]	$< 10^{-6} (\ll 10^{-6})$		
Integration time [µs]	< 30 (10)		
Power density [mW/cm <sup>2</sup> ]	< 300 (~ 35)	< 100 (~ 20)	
TID radiation hardness <sup>*</sup> [krad]	270	10	
NIEL radiation hardness <sup>*</sup> [1 MeV n <sub>eq</sub> /cm <sup>2</sup> ]	$1.7 \times 10^{12}$	$1 \times 10^{11}$	
Readout rate, Pb-Pb interactions [kHz]	100		

https://iopscience.iop.org/article/10.1088/1748-0221/19/05/P05062/pdf

## LS3 replacement of IB (2026-2028)

![](_page_40_Picture_1.jpeg)

#### Radial distance (mm) of beam pipe and layers 0, 1, 2.

![](_page_40_Figure_3.jpeg)

Zoom of supporting carbon fibre foam structures

![](_page_40_Figure_5.jpeg)

# Stitched MAPS in Engineering Run 1 (ER1, 65nm)

![](_page_41_Figure_1.jpeg)

## Stitched MAPS in Engineering Run 1 (ER1, 65nm)

![](_page_42_Figure_1.jpeg)

12x REPEATED SENSOR UNIT