



Technical challenges and performance of the new ATLAS LAr Calorimeter Trigger

Marcos Oliveira on behalf of the Liquid Argon Calorimeter group

Kolymbari, Greece, August 27th, 2024





Agenda

- ATLAS Liquid Argon Calorimeter
 - Detector
 - Signal
- Phase-I upgrade
 - Motivation
 - Granularity increase
 - Off-detector electronics
 - On-detector electronics
 - On-detector firmware
- Performance
 - Coverage and pulse shape
 - High pile-up environment challenges
 - Digital trigger efficiency
- Summary

ATLAS Liquid Argon Calorimeter


ATLAS Liquid Argon Calorimeter

- R&D started in 1990 [1]
- **Sampling calorimeter** segmented in HEC, EMEC, EMB, and FCal
- **Active material** → Liquid Argon (LAr)
- **Passive material** → Lead (EM), Copper (HEC), Copper + Tungsten (FCal)
- Each segment consists of 4 layers (FCal → 3):
 - **Presampler (EM):** measure energy loss before calorimeter
 - **Front layer:** distinguish π^0 and γ
 - **Middle layer:** deepest, absorbs most of the EM shower
 - **Back layer** → catch the tail of EM shower
- 180k calorimeter cells, coverage $|\eta| < 4.9$



LAr Calorimeter Signal

- Signal formation based on the ionization of the **liquid Argon** triggered by passing particle
- Ionization current is produced by applying **high voltage** in the LAr gap (250-2500V)
- Particle shower produces **triangular pulse** signal that is amplified, shaped, and digitized in the front-end
- Energy is estimated from pulse **amplitude**, **calibration constants** and **optimal filter coefficients**





$$E_{\text{cell}} = \underbrace{F_{\text{DAC} \rightarrow \mu\text{A}}}_{\text{calibration board DAC to ionization current factor}} \cdot \underbrace{F_{\mu\text{A} \rightarrow \text{MEV}}}_{\text{ionization current to energy conversion factor}} \cdot \underbrace{\frac{1}{\frac{M_{\text{phys}}}{M_{\text{cali}}}}}_{\text{ionization to calibration pulse response}} \cdot \overset{\text{gain}}{\uparrow} G_1 \cdot \underbrace{\sum_{i=1}^{N_{\text{samples}}} a_i (S_i - p)}_{\text{amplitude; } a = \text{optimal filtering coefficients, } S = \text{digitized sample } p = \text{pedestal}}$$

Phase-I upgrade



Outstanding results and upgrade motivation

- **First collisions** in 2010, **Higgs discovery** published in 2012 [1]
- **HL-LHC: increase luminosity** → higher chance to see rare events and improve measurements
- **Higher instantaneous luminosity** → More interactions per crossing (in-time pile-up) → Trigger more selective to sustain maximum ATLAS L1 trigger acceptance rate of 100 kHz
- **New digital trigger system** implemented to address higher selectivity





Granularity increase

- **Higher selectivity** achieved with **10-fold higher granularity** and **better segmentation** in the low-level trigger system [1]
 - **Legacy:**
 - 180k cells grouped into **5.4k Trigger Towers** ($\Delta\eta\times\Delta\phi = 0.1\times 0.1$) by summing analog signals
 - All 4 calorimeter layers summed together \rightarrow **shower shape information lost** on low-level trigger system
 - **Analog signals** transmitted off-detector using **bulky parallel electrical cables** and **digitized on the computing room**
 - **Upgraded:**
 - 180k cells grouped into **34k Super Cells** (Layers 1-2: $\Delta\eta\times\Delta\phi = 0.025\times 0.1$) by summing analog signals
 - Low-level trigger accesses shower shapes and higher granularity information
 - Analog sum **digitized on-detector** and transmitted off-detector using **optical fibers**
 - Preprocessing in the **digital domain** enables advanced signal processing techniques
- Both systems are required to operate simultaneously during commissioning of digital trigger




On-detector electronics upgrade

- 114 new **Baseplane** cards:
 - Additional routing to allow concurrency for **digital** and **analog** trigger
- 2968 new **Layer Sum Board (LSB)** modules:
 - Provide **higher granularity analog sums** to digitizing system
 - **Plug-in** card for Front End Board, 6 different variants
- 124 new **LAr Trigger Digitizer Board (LTDB)** [1] modules:
 - Performs **shaping, sampling** and **digitization** of summed signals for up to **320 SCs**
 - **Custom-designed** 12-bit ADC at 40 MHz – 130nm TSMC process
 - Least significant bit → **150 (300) MeV** in Front (Middle) layer
 - Also generates legacy **Trigger Towers sums**
 - Serializes and transmits data from 8 SCs per fiber at **5.12 Gb/s**
 - Custom **LOCx2** high-speed transceiver and custom **LOCld** laser driver using 250 nm SOI process
 - Required to be operational for **HL-LHC** after exchange of power mezzanines






Off-detector electronics upgrade

- 30 new **LAr Carrier (LArC)** and **Rear Transition Module (RTM)**:
 - **Receive, deserialize, distribute,** and **propagate** timing, control and readout information
 - Based on AMD **Virtex 7 FPGA**, 22-layer Megatron-6 PCB, Texas CDCM6208 jitter cleaner
 - Hosts **IPMC** and **LATOME** mezzanine cards
- 30 new **Intelligent Platform Management Controller (IPMC)** for control and monitoring
- 116 new **LATOME** mezzanine cards:
 - **Receive, deserialize, decode,** and **align** SC information from LTDBs
 - Reconstruct **transverse energy** and identify respective **bunch crossing**
 - **Compress, encode,** and **serialize** energy values to L1Calo FEX systems
 - **Buffers** and send **configurable readout** information including **full-precision SC** data and **energy** value at Level-1 Accept rate (up to 100 kHz)
 - Based on the **largest Intel Arria 10 FPGA**, 16-layer Nelco 4800-20 SI PCB, and Broadcom 12-channel MicroPOD optical transceivers



Off-detector electronics firmware





- Highly complex firmware requirements
 - Aggregate data processing rate of up to 250 Tb/s per LATOME card → **large area, high congestion**
 - Inputs running at 5.12 Gb/s and outputs running at 9.6 Gb/s and 11.2 Gb/s → **clock domain transfers**
 - Data needs to be aligned and combined to a single clock domain before processing → **deterministic phase**
 - Maximum latency allocation of 400 ns due on-detector memory buffer → **low-latency**
- First firmware version delivered in 2021 for the ATLAS Run 3 pilot run
 - Several **improvements over the time** such as pulse rate monitoring, baseline correction, robustness for clock switches, and more
- Firmware consolidated in 2024 and digital trigger used as default for Physics
- We are researching different architectures and tools to reduce logic area, latency, and easing timing closure
 - Leveraging **space** versus **time**-division multiplexing in different stages of the data processing
 - Adopting **High-Level Synthesis** for increased productivity and wider design space exploration
 - First HLS-based firmware upgraded being currently tested in ATLAS with collision beams



Performance



Super Cell Coverage and Pulse Shape

- More than 99% of SC coverage, only 0.23% masked → **more information used for trigger**
- Good agreement between SC pulse shape from readout data and the expected pulse shape from calibration → **distortions are compensated**
- Narrow peak timing distribution centered at zero → **avoiding early or late triggers**
- Super Cell energy agrees to energy from readout data (cell-by-cell) → **trigger uses accurate energy information**






High-pileup environment challenges

- LAr pulses are longer than the bunch crossing period → **pulses overlap to each other (out-of-time pile-up)**
 - Bipolar shape partially compensates it
- Bunch structure contain gaps → **compensation is never perfect in particular at the start of the train**
- Baseline **per bunch crossing** over several LHC orbits computed to compensate for this shift
- Largest corrections are in the forward region and are up to 20 ADC counts



Digital Trigger Efficiency

- ATLAS low-level trigger now benefits from the increased resolution of the new digital trigger
- Decisions are made by Feature Extractors (FEX) of three types:
 - **eFEX (electromagnetic)** $\rightarrow e, \gamma$ and τ
 - **jFEX (jets)** \rightarrow jets, τ and E_T^{miss}
 - **gFEX (global)** \rightarrow large jets, ΣE_T and E_T^{miss}



- With the new current trigger:
 - **10% decrease** in the L1Calo rate for eFEX
 - **Comparable** rate for jFEX
 - Sharper turn-on curves \rightarrow higher efficiency at the threshold

Summary

- The LAr collaboration designed, implemented, installed, and commissioned a major upgrade in the on-detector and off-detector electronics to cope with the increased pile-up conditions
- The new digital trigger system delivers energy information with 10-fold higher granularity and shower shapes are now available in the low-level trigger due to the layer segmentation
- Fully operational trigger and default for Physics since starting of 2024 and will remain in place for HL-LHC
- Thanks to remarkable work and commitment of the ATLAS LAr collaboration



Thanks ;)