




Faster FPGA firmware synthesis with hls4ml

FastML group

Sarai Sokolovsky
Supervised by Vladimir Loncar

THE LHC BIG DATA PROBLEM

Deploy ML algorithms very early
Challenge: strict latency constraints!



- *Fast processing of raw data*
- *Flexibility and modularity*

Field-programmable gate arrays (FPGAs)



- ✓ *Reprogrammable integrated circuits*
- ✓ *Massively parallel = low latency*
- ✓ *Low power*


Supported DL frameworks:



Model conversion, optimization, profiling & tuning



Xilinx FPGAs, Intel/Altera FPGAs, Intel x86 CPUs




Quantization and pruning techniques:

- [QKeras + AutoQ](#) (Keras)
- [Brevitas](#) (PyTorch)



CURRENT ARCHITECTURE




SOLUTION



dividing the neural network into blocks that can be synthesized in parallel

=

reduce the latency and the synthesis time




Less gates -> less output capacitance -> less time for the signal to go through


IMPROVEMENTS

Reduced by 2x-20x!

Reduced by 7%!



	Synthesis (s)	Latency (ns)	Power (W)	Total BRAM	Total DSP	Total LUT	Total FF
<i>old</i>	50	145	464	3	408	16149	11656
<i>new</i>	20-30	135	459	3	408	16149	11656



*Same
amount!*

THANK YOU!