

## DEPFET Active Pixel Sensors (for the ILC)


- DEPFET Principle
  - Single Pixel characteristics
- An Array of DEPFETS
- Thin DEPFETs for Belle II and ILC




*The DEPFET Collaboration ... 15 Institutes, and still growing*

# DEPFET Principle

J. Kemmer & G. Lutz, 1987





Depleted P-channel FET



- fully depleted sensitive volume, mip:  $\sim 80$  e-h pairs/ $\mu\text{m}$
- internal amplification
- Charge collection in "off" state, read out on demand



# DEPFET Principle



TeSCA 3D Simulation by K.Gärtner, WIAS, Berlin



- fully depleted sensitive volume, mip:  $\sim 80$  e-h pairs/ $\mu\text{m}$
- internal amplification
- Charge collection in "off" state, read out on demand

# DEPFET Principle



- fully depleted sensitive volume, mip:  $\sim 80$  e-h pairs/ $\mu\text{m}$
- internal amplification
- Charge collection in "off" state, read out on demand

# Internal Amplification




$$g_q = \frac{dI_D}{dQ} = \frac{g_m}{C_{ox}} \quad \Rightarrow \quad g_q \sim \frac{1}{L^{3/2}} \quad g_q \sim I_D^{1/2} \quad g_q \sim \frac{1}{W^{1/2}}$$

(Ideal transistor theory - neglecting short channel effects)

$$g_q \sim t_{ox}^{1/2}$$

Reduction necessary to improve radiation hardness and output IV curves


# 55Fe Spectrum (single pixel)



**non-irradiated**  
 $V_{\text{thresh}} \approx -0.2\text{V}$ ,  $V_{\text{gate}} = -2\text{V}$   
 $I_{\text{drain}} = 41 \mu\text{A}$   
 time cont. shaping  $\tau = 10 \mu\text{s}$

Noise ENC = 1.6 e<sup>-</sup> (rms)

at T > 23 degC




**912 krad <sup>60</sup>Co**  
 $V_{\text{thresh}} \approx -4.0\text{V}$ ,  $V_{\text{gate}} = -6.0\text{V}$   
 $I_{\text{drain}} = 40 \mu\text{A}$   
 time cont. shaping  $\tau = 10 \mu\text{s}$

Noise ENC = 3.5 e<sup>-</sup> (rms)


at T > 23 degC

# DEPFET Types and Applications





Particle tracking → vertex detector at Belle II and ILC

- pixel size: 20μm...75μm
- r/o time per row: 25ns-100ns
- Noise: ≈100 el ENC
- thin detectors: 50μm...75μm → still large signal: 40nA/μm for mip



X-ray imaging spectroscopy → **IXO (Athena)**

- pixel size: 100μm
- r/o time per row: 2.5 μs
- Noise: ≈4 el ENC
- fully depleted thick detectors better → large QE for higher E



X-ray (imaging) spectroscopy  
→ **BepiColombo and XFEL**

- pixel size: 100s of μm
  - For XFEL: DEPFET → DSSC
- DEPFET** Sensor with **S**ignal **C**ompression

# ● An Array of DEPFETs – r/o ASICs

## Hybrid-pixel-like approach



- one amp. (&ADC) per pixel, external common clear
- more challenging interconnection (bump bonding, vertical integration ..)
- high power consumption
- fast! frame rate comparable with hybrid pixels

→ **European XFEL** (~5MHz frame rate)

## Row wise read-out ("rolling shutter")

- select row with external gate, read current, clear DEPFET, read current again
- two different auxiliary ASICs needed, but no interconnect in sensitive area
- r/o needs time.....
- only one row active → low power consumption

→ **Belle II, ILC, IXO, Bepi Columbo**





# ● ILC Prototype System

Gate  
Switcher


DEPFET Matrix  
64x128 pixels, various pixel types

Clear  
Switcher



Current Readout  
CUROI

- 2 analog MUX outputs with
- 64 channels each
- Can switch up to 25 V
- 0.8 $\mu$ m AMS HV technology

current based 128 channel readout chip  
50 MHz band width in the f/e  
On-chip pedestal subtraction (CDS)  
Real time hit finding and zero suppression  
0.25 $\mu$ m CMOS technology (radhard design)




# ● Evaluation of ILC Test Matrices: Beam Tests at CERN H6



- 5 telescope planes with "standard" DEPFET matrices, 450  $\mu\text{m}$  thick
  - 24x32  $\mu\text{m}^2$  pixel size
  - 2008: 64x128 pixels
  - 2009: new readout board for 64x256 matrices
- one device under test (DUT) on the rotation stage
  - 2008: 64x128 pixels, 24x24  $\mu\text{m}^2$
  - 2009: 64x256 pixels
    - 20x20  $\mu\text{m}^2$  with shorter gate length
    - capacitively coupled clear gate (...better clear)
- all devices characterized in the lab before test beam (laser, source..)
- Test beam program:
  - high statistics run for in-pixel studies
  - angular scans
  - "clear" parameter and depletion voltage scans
  - Beam energy scan
  - ...

● Data Analysis finished 2010, with a world record ..




- 120 GeV pions, 90°, 20 x 20  $\mu\text{m}^2$  pixel
- DEPFET Gate L=5  $\mu\text{m}$
- → higher  $g_q \approx 650 \text{ pA/e}^-$
- S/N  $\approx 200$
- **$\approx 1 \mu\text{m}$  resolution!**

TABLE I

RESIDUALS AND RESOLUTIONS IN  $x$  AND  $y$ . TYPICAL ERROR OF RESIDUALS AND RESOLUTIONS IS 0.1  $\mu\text{m}$ .

Resolution in [ $\mu\text{m}$ ]	Module #0		Module #1		Module #2		Module #3		Module #4		Module #5	
	x	y	x	y	x	y	x	y	x	y	x	y
Residuals	2.49	2.28	1.60	1.38	1.54	1.42	1.98	1.61	2.06	1.61	3.24	2.86
Resolutions	1.65	1.45	1.15	0.90	1.10	1.00	1.60	1.20	1.65	1.20	2.00	1.80

# Towards Thin Sensors







Particle gun (single event)  
EvtGen (physics event)  
Detector geometry  
Material



E-Field in Silicon  
Lorentz angle in B-Field  
A/D Conv. and clustering

Marlin tracking  
PXD+SVD+CDC

Physics channels



# ● VXD vs. PXD (from a DEPFET point of view)




- |   |   |
|---|---|
| -: radii: 15, 26, 37, 48, 60 mm .....                     | 14, 22 mm   |
| -: ladder length: 125mm(L0) and 250mm(L1-4) .....         | 136 mm(L0) and 169mm(L1)                              |
| -: sensitive width: 11mm (L0), 15mm(L1), 22mm(L2-4) ..... | 12.5mm (L0, L1)                                       |
| -: number of ladders: 10/11/12/16/20 → 130 sensors .....  | 8/12 → 40 sensors                                     |
| -: pixel size: ≈20 µm .....                               | 50x50 µm <sup>2</sup> (L0) 50x75 µm <sup>2</sup> (L1) |
| -: Row rate: ≈40 MHz .....                                | ≈10 MHz   |
| -: number of pixels: ≈800 Mpix .....                      | ≈8 Mpix   |


And: minimal material for both!!!

# ● Thinning Technology – All Silicon Module

a) oxidation and back side implant of top wafer




b) wafer bonding and grinding/polishing of top wafer




c) process → passivation




open backside passivation



d) anisotropic deep etching opens "windows" in handle wafer



## ● Self-supporting All-Silicon Module



*50 $\mu$ m Si, unsupported*



- Half-ladders (modules) are laser-cut
- Modules are supported by a monolithic silicon frame
- Two modules are assembled to one ladder
- overall length is 136 mm (inner) and 169 mm (outer)



*50 $\mu$ m Si in Silicon frame*






## ● Micro joint between half-ladders

- butt-joint between two half-ladders
- reinforced with 3 ceramic inserts
- 2x300 $\mu$ m dead area per ladder






# ● Micro joint between half-ladders



## ● Micro joint between half-ladders


Mechanical tests → remarkably robust!!

- : Bowing: up to 1 mm sagitta (over 10 cm)
- : Tension: 40 to 60 N, then the Silicon broke



# ● Total Material Budget within the Sensitive Volume (Belle II)

- ❑ sensitive area of the first layer ladder: 1.25x9.0 cm<sup>2</sup> (1.5x9.0 incl. frame), 75 μm thin
- ❑ support frame: 0.1+0.2 cm, 420 μm
- ❑ Switcher-Sensor Interconnect: Gold stud bumps, one bump/connection, Φ=48 μm
- ❑ Cu Layer t=3 μm, 50% coverage in acceptance
- ❑ Switcher dimensions: 0.15x0.36 cm<sup>2</sup>
- ❑ Number of Switchers: 12 (32x2 channels per chip – gate and clear)
- ❑ Material reduction by frame perforation: 1/3





→ **0.19 %X<sub>0</sub> in total**


Silicon contribution (0.15%) experimentally confirmed

# ● PXD6 Batch: Prototyping for Belle II and ILC




- 8 SOI wafers ( $\rightarrow$  50  $\mu\text{m}$  in sensitive area) + 2 monitor wafers on standard thick material
- About 100 test matrices in different variations
  - pixel sizes from 20  $\mu\text{m}$  to 200  $\mu\text{m}$
  - shorter gate length, improved clear structures, various field shapes..
- Technology variations on the wafer level (plasma etching)
- 4 half-ladders for Belle II with the most promising design options



# ● PXD6 Batch: Prototyping for Belle II and ILC



We are now here - it's done ☺ (almost..)



# ● In Summary: Achievements and Status and Future



## DEPFETs for the ILC VXD

- ✓ Prototype System with DEPFETs (450 $\mu$ m), CURO and Switcher
- ✓ many test beams @ CERN:
  - ✓ S/N $\approx$ 200 @ 450  $\mu$ m  $\leftrightarrow$  goal S/N  $\approx$  20-40 @ 50  $\mu$ m
  - ✓ sample-clear-sample 320 ns  $\leftrightarrow$  goal 50 ns
  - ✓ s.p. res. with 20  $\mu$ m pixels: 1.0  $\mu$ m @ 450  $\mu$ m  $\leftrightarrow$  goal  $\approx$  4  $\mu$ m @ 50  $\mu$ m
- ✓ Thinning technology established, thickness can be adjusted to the needs of the experiment ( $\sim$ 20  $\mu$ m ...  $\sim$ 100  $\mu$ m), design goal 0.11 %  $X_0$
- ✓ radiation tolerance tested with single pixel structures up to 1 Mrad (static measurements up 8 Mrad) and  $\sim 10^{12}$  n<sub>eq</sub>/cm<sup>2</sup>

## The Future

- DEPFET PXD @ Belle II gave a strong push to the project!!
- First thin DEPFETs are now being tested (ILC **and** Belle II)
- ILC and Belle DEPFETs are very similar, Belle II as "prototype" for ILC DEPFETs
- Read-out system design and detector simulation is now focusing on Belle II. We need to increase our effort at in least in the field of detector simulation to stay competitive in the ILC community.



A high-magnification photograph of a microchip die, showing a grid of small rectangular features and larger rectangular structures. The die is mounted on a substrate, and the text "Backup slides follow" is overlaid in the center.

**Backup slides follow**



# ● ILC: The generic VXD at ILD

- : radii 15, 26, 37, 48, 60 mm
- : ladder length 125mm(L0) and 250mm(L1-4)
- : sensitive width 11mm (L0), 15mm(L1), 22mm(L2-4)
- : number of ladders: 10/11/12/16/20 → 130 sensors
- : acceptance  $|\cos \theta| = 0.97$
- : pixel pitch  $\approx 20 \mu\text{m}$
- : number of pixels:  $\approx 800 \text{ Mpix}$




Minimal Material Contribution: 0.11%  $X_0$  per layer

# ● Fast Clearing

o Study clear efficiency for **short clear pulses**

Device with common clear gate

$$U_{\text{Clear-off}} = 3 \text{ V}$$



Complete clear in only 10-20 ns @  $\Delta V_{\text{clear}} = 11-7 \text{ V}$

# Module Concept/Power Consumption

Total power consumption of the vtx-d in the active region (TDR design, 25  $\mu\text{m}$  pixel)

**DEPFET matrix only:**

$$1^{\text{st}} \text{ layer} \quad : 2 \text{ rows active, } 30 \mu\text{A} \cdot 5\text{V} \cdot 650 \cdot 2 \cdot 8 = 1.6 \text{ W}$$

$$2^{\text{nd}} \dots 5^{\text{th}} \text{ layer: } 1 \text{ row active, } 30 \mu\text{A} \cdot 5\text{V} \cdot 1100 \cdot 1 \cdot 112 = 18.5 \text{ W}$$

**Steering chips:** assuming 0.15 mW for an inactive, 300 mW for an active channel

$$1^{\text{st}} \text{ layer} \quad : [(4998 \cdot 0.15 \text{ mW}) + (2 \cdot 300 \text{ mW})] \cdot 8 = 10.8 \text{ W}$$


$$2^{\text{nd}} \dots 5^{\text{th}} \text{ layer: } [(6249 \cdot 0.15 \text{ mW}) + (1 \cdot 300 \text{ mW})] \cdot 112 = 138.6 \text{ W}$$

$$\Sigma \text{ active region} \approx 170 \text{ W}$$

$$\% \text{ duty cycle ILC } 1/200 \rightarrow \approx 0.9 \text{ W}$$

r/o chips (current version): 2.8 mW/chn.

**for the whole vtx-d:  $\approx 2\text{ W}$**



sketch of a  
1<sup>st</sup> layer module