

## DEPFET Active Pixel Sensors (for the ILC)

- DEPFET Principle
  - Single Pixel characteristics
- An Array of DEPFETS
- Thin DEPFETs for Belle II and ILC



The DEPFET Collaboration ... 15 Institutes, and still growing



**Depleted P-channel FET** 

fully depleted sensitive volume, mip:  $\sim 80$  e-h pairs/µm

0

- internal amplification
- Charge collection in "off" state, read out on demand

Spanish Future Collider Meeting, Granada, May 2011

## DEPFET Principle



TeSCA 3D Simulation by K.Gärtner, WIAS, Berlin

- fully depleted sensitive volume, mip: ~ 80 e-h pairs/μm
- internal amplification
- Charge collection in "off" state, read out on demand

#### Ladislav Andricek, MPI für Physik, HLL

mpi halbleiterlabor

clear gate p+source n+ clear P+drain

FET gate

**DEPFET** Principle



- fully depleted sensitive volume, mip:  $\sim 80$  e-h pairs/µm
- internal amplification

amplifier

Charge collection in "off" state, read out on demand

mpi halbleiterlabor

 $V_{\text{out}}$ 

I2U converter

## Internal Amplification



(Ideal transistor theory - neglecting short channel effects)

 $g_q \sim t_{ox}^{\frac{1}{2}}$ 

Reduction necessary to improve radiation hardness and output IV curves

mpi halbleiterlabor



Spanish Future Collider Meeting, Granada, May 2011

DEPFET Types and Applications



P+ back contact

back contact

## passive components optional heat spreader Cut A-A r/o ASIC r/o ASIC r/o ASIC

Sensitive DEPFET array

2 polySi layers

## An Array of DEPFETs – r/o ASICs

#### Hybrid-pixel-like approach

- one amp. (&ADC) per pixel, external common clear
- more challenging interconnection (bump bonding, vertical integration ..)
- high power consumption
- fast! frame rate comparable with hybrid pixels

underbump metalisation

TiW layer + Cu pad

PbSn

bump

SiO2

self-aligned implantations

Flex hybrid and

#### $\rightarrow$ European XFEL (~5MHz frame rate)

BCB insulator

2 metal layers

n-Si bulk

Auxiliary ASICs and

#### Row wise read-out ("rolling shutter")

- select row with external gate, read current, clear DEPFET, read current again
- two different auxiliary ASICs needed, but no interconnect in sensitive area
- r/o needs time.....
- only one row active  $\rightarrow$  low power consumption
  - $\rightarrow$  Belle II, ILC, IXO, Bepi Columbo



Bump and

wire bonds



## ILC Prototype System





current based 128 channel readout chip 50 MHz band width in the f/e On-chip pedestal subtraction (CDS) Real time hit finding and zero suppression 0.25µm CMOS technology (radhard design)

#### Evaluation of ILC Test Matrices: Beam Tests at CERN H6 halbleiterlabor SC0: 25x25x4mm SC1: 4x4x4mm Beam -----> Position -125 79 213 551 631 722 0 408 [mm]: Position: 0 2 5



- 5 telescope planes with "standard" DEPFET matrices, 450 µm thick
  - 24x32 µm<sup>2</sup> pixel size
  - 2008: 64x128 pixels
  - 2009: new readout board for 64x256 matrices
- one device under test (DUT) on the rotation stage
  - 2008: 64x128 pixels, 24x24 μm<sup>2</sup>
  - 2009: 64x256 pixels
    - 20x20 µm<sup>2</sup> with shorter gate length
    - capacitively coupled clear gate (...better clear)
- all devices characterized in the lab before test beam (laser, source..)
- Test beam program:
  - high statistics run for in-pixel studies
  - angular scans
  - "clear" parameter and depletion voltage scans
  - Beam energy scan
  - ...



- 120 GeV pions, 90°, 20 x 20 μm<sup>2</sup> pixel
- DEPFET Gate L=5 µm
- $\rightarrow$  higher  $g_q \approx 650 \text{ pA/e}^-$
- S/N ≈ 200
- $\approx$  1 µm resolution!

TABLE I Residuals and resolutions in x and y. Typical error of residuals and resolutions is 0.1  $\mu$ m.

Resolution	Module #0		Module #1		Module #2		Module #3		Module #4		Module #5	
in [µm]	32x24 μm		$32x24 \ \mu m$		$20x20 \ \mu m$		$32x24 \ \mu m$		$32x24 \ \mu m$		$32x24 \ \mu m$	
	Х	у	Х	у	Х	у	Х	у	Х	у	Х	У
Residuals	2.49	2.28	1.60	1.38	1.54	1.42	1.98	1.61	2.06	1.61	3.24	2.86
Resolutions	1.65	1.45	1.15	0.90	1.10	1.00	1.60	1.20	1.65	1.20	2.00	1.80

mpi halbleiterlabor





#### And: minimal material for both!!!



## Self-supporting All-Silicon Module



#### 50 µm Si, unsupported

- Half-ladders (modules) are laser-cut
- Modules are supported by a monolithic silicon frame
- Two modules are assembled to one ladder
- overall length is 136 mm (inner) and 169 mm (outer)







butt-joint between two half-ladders

Micro joint between half-ladders

- reinforced with 3 ceramic inserts
- 2x300µm dead area per ladder

umocolo



### Micro joint between half-ladders



mpi halbleiterlabor



Mechanical tests  $\rightarrow$  remarkably robust!!

- -: Bowing: up to 1 mm sagitta (over 10 cm)
- -: Tension: 40 to 60 N, then the Silicon broke



mpi /halbleiterlabor



### • Total Material Budget within the Sensitive Volume (Belle II)



sensitive area of the first layer ladder:	1.25x9.0 cm <sup>2</sup> (1.5x9.0 incl. frame), 75 μm thin
support frame:	0.1+0.2 cm, 420 μm
Switcher-Sensor Interconnect:	Gold stud bumps, one bump/connection, $\Phi$ =48 µm
Cu Layer	t=3 μm, 50% coverage in acceptance
Switcher dimensions:	0.15x0.36 cm <sup>2</sup>
Number of Switchers:	12 (32x2 channels per chip – gate and clear)
Material reduction by frame perforation:	1/3



#### IEEE NSS 2010, Knoxville, TN

#### Ladislav Andricek, MPI für Physik, HLL

## PXD6 Batch: Prototyping for Belle II and ILC

- **8** SOI wafers ( $\rightarrow$  50 µm in sensitive area) + 2 monitor wafers on standard thick material
- About 100 test matrices in different variations
  - pixel sizes from 20 μm to 200 μm
  - shorter gate length, improved clear structures, various field shapes..
- Technology variations on the wafer level (plasma etching)
- 4 half-ladders for Belle II with the most promising design options





halbleiterlabor



We are now here - it's done  $\odot$  (almost..)



## In Summary: Achievements and Status and Future



#### DEPFETs for the ILC VXD

- ✓ Prototype System with DEPFETs (450µm), CURO and Switcher
- ✓ many test beams @ CERN:
  - ✓ S/N≈200 @ 450  $\mu$ m  $\leftarrow$  → goal S/N ≈ 20-40 @ 50  $\mu$ m
  - ✓ sample-clear-sample 320 ns  $\leftarrow$  → goal 50 ns
  - ✓ s.p. res. with 20 µm pixels: 1.0 µm @ 450 µm
     ← → goal ≈ 4 µm @ 50 µm
- ✓ Thinning technology established, thickness can be adjusted to the needs of the experiment ( $\sim$ 20 µm ...  $\sim$ 100 µm),

design goal 0.11 % X<sub>0</sub>

✓ radiation tolerance tested with single pixel structures up to 1 Mrad (static measurements up 8 Mrad) and  $\sim 10^{12} n_{eq}/cm^2$ 

#### **The Future**

- DEPFET PXD @ Belle II gave a strong push to the project!!
- First thin DEPFETs are now being tested (ILC and Belle II)
- ILC and Belle DEPFETs are very similar, Belle II as "prototype" for ILC DEPFETs
- Read-out system design and detector simulation is now focusing on Belle II. We need to
  increase our effort at in least in the field of detector simulation to stay competitive in the ILC
  community.

# Backup slides follow

**B** 

-

-----

-1

I ----- II

[-]

-----

-----

i di

-

\_\_\_\_

100

1-1

1 \_\_\_\_\_ 1

-

1-1

1-

-----

1111

0.05 mm 0.134 mm



Minimal Material Contribution: 0.11% X<sub>0</sub> per layer

#### -: radii 15, 26, 37, 48, 60 mm

- -: ladder length 125mm(L0) and 250mm(L1-4)
- -: sensitive width 11mm (L0), 15mm(L1), 22mm(L2-4)

ILC: The generic VXD at ILD

-: number of ladders:  $10/11/12/16/20 \rightarrow 130$  sensors





<u>† 1</u>



