


Omega



Design in
0.35 μ m

MUX meeting
CERN 2011

C. de LA TAILLE
IN2P3
Taille@in2p3.fr

Welcome to Jurassic 0.35μm park

Omega




Still, many visitors !

Omega



irfu
ceo
saclay




Science & Technology
Facilities Council




UNIVERSITÀ
DEGLI STUDI DI PAVIA

Semiconductor roadmap (SIA)

Omega



MOS Capacity by Dimensions



Readout electronics : requirements

Omega

High
reliability

Radiation
hardness

Low
cost !
(and even less)

Low
material


Motivations for design in 0.35 μm

Omega

- Solid state !
- Analog friendly
- Large dynamic range
- Low cost
- High speed with SiGe
- Low noise
- Radiation tolerant (\sim Mrad)



SiGe Bipolar in 0.35μm monolithic process






SiGe technology

Omega

© R. Hermel




- Faster bipolar transistors for RF telecom
 - Better mobility and FT
 - Better current gain (beta)
 - Better Early voltage
 - Interesting improvement at low T
 - Compact CMOS (0.25 or 0.35μm) for mixed-signal design



Power and speed with SiGe

Omega

- BJT : best g_m/I ratio ($1/U_T$)
 - Large transconductance with small devices
- Speed goes as $F_T = g_m/2\pi C$
 - $C \sim 10 \text{ fF}$ g_m typ mA/V
 - $F_T \sim 60 \text{ GHz}$ for SiGe $0.35\mu\text{m}$
 - Interesting for fast preamps
- Not forgetting 100V Early voltage and matching performance
- Large swing : $V_{CEsat} \sim 3 U_T$



Example of prices, prototyping





© K. Troki (CMP)

CMOS	.35 μ	AMS	650 €/mm ²
CMOS opto	.35 μ	AMS	810 €/mm ²
CMOS HV	.35 μ	AMS	1000 €/mm ²
CMOS	130nm	ST	2200 €/mm ²
CMOS	65 nm	ST	7500 €/mm ²
CMOS	40 nm	ST	15000 €/mm ²
SiGe BiCMOS	.35 μ	AMS	890 €/mm ²
SiGe:C BiCMOS	130nm	ST	3500 €/mm ²
SOI	130nm	ST	4000 €/mm ²
SOI	65nm	ST	9500 €/mm ²
Poly-SOI-Metal	MUMPS	MEMSCAP	3700 €/cm ²

http://cmp.imag.fr/aboutus/slides/Slides2011/02_Runs_2011.pdf

Circuits per technology, evolution

© K. Troki (CMP)






Process technology specifications	units	S35D4M5
Drawn MOS Channel Length	µm	0.35
Drawn Emitter Width	µm	0.4
Operating Voltage CMOS	V	3.3 and 5V
Number of Metal Layers	#	4
Number of Poly Layers	#	4
Substrate Type		p
Diffusion Pitch	µm	0.9
Metal1/2/3 Pitch	µm	0.95/1.1/1.2
Poly1 Pitch	µm	0.8
Thick Metal 4 pitch	µm	-
High Resistive Poly	kOhm/#	-
Poly1 / Poly2 Precision Caps	fF/µm ²	0.9
Metal 2 / Metal 3 Precision Caps	fF/µm ²	1.25
N/PMOS Active Channel Length	µm	0.30/0.30
N/PMOS Saturation Current	µA/µm	540/240
Gain	-	160
Early Voltage VAF	V	100
HS-HBT: BVceo	V	2.7
ft / fmax	GHz	60 / 70

Precision and dynamic range

Omega

- Dynamic range : maximum signal/minimum signal (or noise)
 - Typically : 10^3 – 10^5 for calorimetry or spectroscopy (10-16 bits)
- Precision/resolution : % level
- Precision and large dynamic range are key parameters for calorimeter electronics






Dynamic range handling


- Maximum linear dynamic range : 16bits
 - Noise : $v_n = 10 * 0.5 \text{ nV}/\sqrt{\text{Hz}} * \sqrt{10\text{MHz}} = 30 \mu\text{V}$
 - Max Signal : 2-3 V
 - Linear dynamic range : 10^5
- Classical handling of large dynamic range
 - Multi-linear
 - Well adapted to energy resolution
- Dynamic compression
 - Difficult with fast signals
 - Pulse shape variations
 - Bandwidth control

PREAMPLIFIER GAIN ~ 10



© V. Radeka

ECAL Readout - Terminology



Examples of designs in 0.35 μm

Omega

8th International Meeting on Front-End Electronics

Bergamo, May 24-27, 2011



<http://dynamico2.unibg.it/feewk2011/Home.html>

- 9 talks (/~40) involving 035μ
 - DC/DC converter (CERN)
 - MAPS : Mimosa 2* (Strasbourg), 4TMAPS (Heidelberg)
 - Spectroscopy (RAL)
 - Photon science : STARX32 (Milano) ASTEROID/VERITAS (MPI)
 - SiPM readout : SPIROC (Omega) BASIC32 (Bari) Rapsodi (Krakow)

<http://indico.cern.ch/conferenceOtherViews.py?view=standard&confId=122027>



DC/DC ASIC design

Radiation tolerance:

Technology choice


HV transistors (10V)

LV transistors (control circuit)

Layout and design technique
(ELT, triplications)

Design for high efficiency:

$$\text{efficiency} = \frac{P_{\text{out}}}{P_{\text{in}}}$$




2007-2009	pre-selection of CMOS technologies with HV extension
2008-2010	design of prototypes in the two pre-selected technologies (0.25 and 0.35μm)
2010	SEE tests on the two technologies led to selection of 0.35μm

DEPFET Readout ASIC



ASTEROID1.5

- AMS CMOS $0.35\mu\text{m}$ 3.3 V
- readout ASICs for DEPFET Pixel
- source follower readout
- 64 readout channels
- trapezoidal filter**
- readout speed **4-6 μs**
- selectable gain settings
- electronic noise $< 2e^-$
- dynamic input range: ca. 25keV
- MUX 64:1 @**16 MHz** with window-mode operation and power switching
- bias DACs
- DICE SRAM (radhard) for internal sequencing and configuration
- system-friendly single test feature
- system-friendly SPI slow control interface**
- P/ch= ca. 8mW



in cooperation with
Politecnico di Milano
Milano, Italy


DEPFET XL Measurements






DEPFET PIXEL

- 256 x 256 pixels of $75\mu\text{m} \times 75\mu\text{m}$
- 450 μm fully depleted silicon
- backside illuminated
- readout speed:
 $6.4\mu\text{s}$ per row (1.6ms per frame)
- 4 Asteroid / 8 SWITCHER ASICs

3D-ASIC development



- ❑ Rolling shutter type readout
 - ❑ Four 80x20 pixel arrays on one ASIC
 - ❑ 250mm x 250mm pixels
 - ❑ Gold stud bonded to CZT
 - ❑ Programmable regions of interest
 - ❑ 12 Analogue outputs
 - ❑ Selectable range 150keV - 1500keV
 - ❑ Noise <1keV FWHM with CZT detector
 - ❑ AMS 0.35um CMOS



STARX-32: a 3 cm² Mixed Signal ASIC with Spectroscopic-Grade Front-End and on-chip Parallel A/D Conversion for High Speed X-Ray Imaging with Semiconductor Pixel Detectors

Giuseppe Bertuccio
on behalf of LFDR team

Politecnico di Milano - Como Campus
Department of Electronics Engineering and Information Science
and National Institute of Nuclear Physics (INFN)
Milan, Italy

Noise Minimization of MOSFET Input Charge Amplifiers Based on $\Delta\mu$ and ΔN $1/f$ Models


Giuseppe Bertuccio and Stefano Caccia

Abstract—The optimization of the noise performance of integrated complementary metal-oxide semiconductor (CMOS) charge amplifiers is studied in detail considering accurate $1/f$ noise modeling for the input metal-oxide semiconductor field-effect transistor (MOSFET) biased in a strong inversion-saturation region. This paper aims to generalize and correct previously published analyses which have been based on two limiting and sometimes not applicable assumptions: a fixed MOSFETs bias current and the general validity of the McWhorter $1/f$ noise model. This study considers the two main $1/f$ noise models: 1) the mobility fluctuation, known as $\Delta\mu$ or Hooge model, which is followed by p-channel MOSFETs and 2) the carriers number fluctuation, also known as ΔN or McWhorter model, which is applicable only for n-channel MOSFETs. The front-end noise optimization is made with the $1/f$ component alone, thus determining the ultimate performance, and also considering the presence of series and parallel white noise sources. It is shown that different design criteria are valid of p- or n-channel MOSFETs: the $\Delta\mu$ model results in an optimum bias current and a different optimum gate width with respect to ΔN model. Two-dimensions suboptimum noise minimization criteria are derived when power or area constraints are imposed to the circuit design. Starting from experimental data on CMOS $1/f$ noise, examples of application of the presented analysis are shown to predict the lower limits of the $1/f$ noise contribution for the currently available CMOS technologies.

Index Terms—Charge amplifier, complementary metal-oxide semiconductor (CMOS) integrated circuit (IC), integrated circuits (ICs), low-noise circuit, $1/f$ noise.



$$\begin{aligned} \text{ENC}_{1/f(\Delta\mu)}^2 &= 2\pi A_2 \left(\frac{n\alpha_H L}{q\sqrt{2\mu}} \right) \left[\frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \right] \sqrt{I} \\ \text{ENC}_{1/f(\Delta N)}^2 &= 2\pi A_2 \left(\frac{n k T N_T}{2\gamma C_{ox}} \right) \left[\frac{(C_{IL} + C_G)^2}{C_G} \right] \\ I &\geq I_{\min} = R_{\min} I_S, \end{aligned}$$

$$\left\{ \begin{array}{l} \text{ENC}_{\text{tot}(\Delta\mu)}^2 = k_{\text{DPS}} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \frac{1}{\sqrt{I}} \frac{1}{\sqrt{\tau}} \\ + k_{\Delta\mu} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \sqrt{I} + k_{\text{upT}} \\ I \geq R_{\min} I_S \end{array} \right.$$




G. Bertuccio , S. Caccia

IEEE Trans. Nucl Sci. 56, 2009, pp. 1511




G. Bertuccio et al., NIM, A 579, 2007, pp. 243




GAPDs in AMS 0.35 HV

© A. Dieguez (U Barcelona)



Short term plans towards the use of APDs in a tracker for ILC FLC_APD_v1 - AMS R3



1. 10 x 43 GAPD array
2. Test photodiode
3. Test pixel
4. Control signal generation circuit
5. Pad LVDS
6. Active inhibit pixel
7. Current mode pixel
8. 1 x 5 GAPD array with PAD layer

SiPM readout chips

Chip name	group	year	Technology	channels	Application
FLC_SiPM	Orsay	2004	BiCMOS 0.8μm	18	ILC HCAL
NINO	CERN	2004	CMOS 0.18μm	8	ALICE TOF
MAROC2	Orsay	2006	SiGe 0.35μm	64	ATLAS lumi
SPIROC	Orsay	2007	SiGe 0.35μm	36	ILC HCAL
PETA	Heidelberg	2008	CMOS 0.18μm	40	PET
RAPSODI	Krakow	2008	CMOS 0.35μm	2	Snooper
BASIC	Bari	2009	CMOS 0.35μm	32	PET
SPIDER	Ideas	2009		64	Spider rcih


Club building blocks 0.35μm

Omega

- Mission :
Design of basic building blocks usable by all in2p3 labs for physics experiments
- Motivations
 - Target analog technology (0.35μm SiGe AMS)
 - Optimize ressources and competences within in2p3
 - reduce developpement times
 - Increase visibility of in2p3 in microelectronics
- First results
 - 2-3 runs /yr financed by in2p3
 - Porquerolles workshop
 - Fruitful exchanges
 - Now extended to IBM 130 nm




- Large force of micro-electronics engineers (~50)
 - Experience in designing and building large detectors
 - Common Cadence tools
 - But scattered in ~15 labs
- National organization :
 - Building blocks : « club » 0.35µm SiGe
 - Networking 0.35 and 130 nm
 - Creation of poles with critical mass (~10 persons)
 - Orsay (OMEGA)
 - Clermont-Lyon (MICHRAU)
 - Strasbourg (IPHC)






Motivation for poles

- Continuous increase of chip complexity (SoC, 3D...)
 - Minimize interface problems
- Importance of critical mass
 - Daily contacts and discussions between designers
 - Sharing of well proven blocks
 - Cross fertilization of different projects
- Large R&D activity
 - ILC detectors
 - sLHC (+3D electronics)
 - Medical imaging
 - space










Examples of chips at IN2P3





- MAPS sensors at IPHC (Strasbourg)



- ROC chips at OMEGA (Orsay)





- Chips at MICHRAU (Lyon-Clermont)



CMOS Pixel Sensors: State of the Art

- Prominent features of CMOS pixel sensors:
 - * high granularity \Rightarrow excellent (micronic) spatial resolution
 - * very thin (signal generated in $10\text{-}20 \mu\text{m}$ thin epitaxial layer)
 - * signal processing μ -circuits integrated on sensor substrate
 \Rightarrow impact on downstream electronics (\Rightarrow cost)



- Organisation of MIMOSA sensors:
 - * manufactured in $0.35 \mu\text{m}$ OPTO process
 - * signal sensing and analog processing in pixel array
 - * mixed and digital circuitry integrated in chip periphery
 - * read-out in rolling shutter mode
(pixels grouped in columns read out in //)
 \Rightarrow impact on power consumption



CMOS Pixel Sensors: State of the Art

- Main characteristics of MIMOSA sensor equipping EUDET BT:




- * 0.35 μm process with high-resistivity epitaxial layer (coll. with IRFU/Saclay)
- * column // architecture with in-pixel amplification (CDS) and end-of-column discrimination, followed by \emptyset
- * active area: 1152 columns of 576 pixels ($21.2 \times 10.6 \text{ mm}^2$)
- * pitch: 18.4 μm \rightarrow ~ 0.7 million pixels
charge sharing \Rightarrow $\sigma_{sp} \lesssim 4 \mu m$
- * $t_{r.o.} \lesssim 100 \mu s$ ($\sim 10^4$ frames/s)
 \Rightarrow suited to $> 10^6$ part./cm²/s
- * $\sim 250 \text{ mW/cm}^2$ power consumption (fct of N_{col})



STAR-PXL Detector : MIMOSA-28

- Use ULTIMATE sensor (alias MIMOSA-28) equipping STAR-PXL detector
 - ▷ derived from MIMOSA-26 equipping EUDET BT
- Main characteristics of ULTIMATE:
 - * 0.35 μm process with high-resistivity epitaxial layer
 - * column // architecture with in-pixel cDS & amplification
 - * end-of-column discrimination and binary charge encoding, followed by \emptyset
 - * active area: 960 columns of 928 pixels ($19.9 \times 19.2 \text{ mm}^2$)
 - * pitch: $20.7 \mu m \rightarrow \sim 0.9$ million pixels
 - ↪ charge sharing $\Rightarrow \sigma_{sp} \sim 3.5 \mu m$ expected
 - * $t_{r.o.} \lesssim 200 \mu s$ ($\sim 5 \times 10^3$ frames/s)
 - \Rightarrow suited to $> 10^6$ part./cm 2 /s
 - * 2 outputs at 160 MHz
 - * $\lesssim 150 \text{ mW/cm}^2$ power consumption

- ▷▷▷ Chip back from foundry \Rightarrow lab tests under way since early April :
- * $N \lesssim 15 \text{ e}^- \text{ ENC}$ at $30\text{-}35^\circ\text{C}$ (as MIMOSA-22AHR)
 - * CCE (^{55}Fe) similar to MIMOSA-22AHR
 - m.i.p. detection assessment at CERN-SPS in June-July '11





Monolithic Active Pixel Sensors (MAPS) : imagers

Binary sparsified readout sensor for EUDET beam telescope:

> 2 cm² active area, 0.7 Mpixel tracker

- Medium speed readout (100 µm integration □ 10 kFrame/s)
- Spatial resolution < 4 µm for a pitch of 18.4 µm
- Efficiency for MIP > 99.5 %
- Fake hit rate < 10⁻⁶
- Radiation hardness > 10¹³ n/cm² (high resistivity epi substrate)
- Easy to use, “off-shell” product: used already in several application




OMEGA/Orsay « ROC chips »

Omega

- Move to Silicon Germanium 0.35 µm BiCMOS technology in 2004
- Readout for MaPMT and SiPM for ILC calorimeters and other applications
- Very high level of integration : System on Chip (SoC)


<http://omega.in2p3.fr>

Chip	detector	ch	DR (C)
MAROC	PMT	64	2f-50p
SPIROC	SiPM	36	10f-200p
SKIROC	Si	64	0.3f-10p
HARDROC	RPC	64	2f-10p
PARISROC	PM	16	5f-50p
SPACIROC	PMT	64	5f-15p
MICROROC	µMegas	64	0.2f-0.5p




MAROC history

- Started with OPERA_ROC (2001)
 - 32 Ch BiCMOS 0.8 μm for H7500
 - 3000 chips produced in 2002
- MAROC1 (2004)
 - 64 Channels
 - SiGe 0.35 μm
 - OK except pb of Substrate coupling
- MAROC2 (2006)
 - produced to equip the ATLAS luminometer and Double Chooz scintillating fibers
 - Fixed substrate coupling
 - 1000 chips produced
- MAROC3 (2009)
 - Lower power dissipation
 - 1000 chips produced




OPERA_ROC



MAROC2

MAROC3 overview

Omega



AMS SiGe 0.35μm
Package: CQFP240
Area: 16 mm²



MAROC preamplifier

Omega

- **Current conveyor**

- « Super common base » configuration
- low input impedance, small « equivalent inductance » ($<20\text{ nH}$)
- $Z_{in} = 1/g_m g_m R_c = 10-100\Omega$
- good performance of SiGe





- **Variable output mirrors : 8 bits**
 - Multiple outputs



ATLAS note : ATL-LARG-95-010 (1995)
Nucl Instr and Meth A521 (2004) 378-392

Gain correction : scurves with FSB





Omega



Charge measurements: Slow shaper

Omega




- Variable integrator + variable CRRC shaper (25-100 ns)
- 2 Track & Hold. Pedestal dispersion : 1.3 mV rms



Wilkinson ADC


Omega

- Selectable 8/10/12 bits
- Conversion time : 6/25/100 μ s
- Overall noise : 0.5/2 ADCU (600 μ V)
- Useful for gain calibration



Overall linearity at variable gain

Omega







ASIC Functions:

Analog part:

1. Photoelectron counting (20-100MHz)
2. Time Over Threshold (collab. JAXA/Riken)

Digital part (LAL):


1. Digitization,
2. Memory,
3. Send data to FPGA for triggering



Crucial points

- Power consumption < 1 mW/ch
- data flow ~ 384 bits / 2.5 μ s
- Radiation tolerance : triple voting

- Requirements for electronics
 - Large dynamic range (15 bits)
 - Auto-trigger on $\frac{1}{2}$ MIP
 - On chip zero suppress
 - Front-end embedded in detector
 - 10^8 channels
 - Ultra-low power : (25 μ W/ch)**
 - Compactness
- « Tracker electronics with calorimetric performance »





CALICE second generation ASICs


Omega

- auto-trigger, analog storage, digitization and token-ring readout !!!
- power pulsing : <1 % duty cycle
- integration issues


FLC_PHY3
(2003)




HARDROC2
SDHCAL RPC
64 ch 16 mm²





SPIROC2
AHCAL SiPM
36 ch 30 mm²



SKIROC2
ECAL Si
64 ch.






- Hadronic Rpc Detector Read Out
- Chip : 64 channels
 - Variable gain, low input impedance preamps + shaper + 3 discris
 - Full power pulsing => $7 \mu\text{W}/\text{ch}$
 - Fully integrated ILC sequential readout



Analog and Digital crosstalk

Omega



- Analog Crosstalk $\sim 1\%$
 - Well differentiated, capacitive like
 - Dominated by the input
 - No long distance crosstalk
- Digital crosstalk : 3 fC
 - Coupling of discriminator to inputs through ground or substrate
 - Trigger on CH1 and look at analog signal on CH2



Power pulsing




- Total power on : 100 mW
- Total power off : 10 μ W
- Power dissipation
 - 1.5 mW/ch continuous
 - 25 μ s awake time
 - 7.5 μ W/ch with 0.5% duty cycle
- 10 μ W/ch = 24h operation of full sls with 2 AAA batteries !

PA	5.46mA	DAC	0.84mA
3 FSB	12.3mA	BG	1.2mA
SS	9.3mA	vddd	0.67mA
3 Discris	7.3mA	vddd2	0.4mA (=0 if 40MHz OFF)
TOTAL	38mA		



Read out: token ring



- Readout architecture common to all calorimeters
- Minimize data lines & power



First power pulsing results

Omega


- Tests at system level, 50 Hz pulsing in 3T magnetic field
- No efficiency loss



50

Square meter prototypes



Omega



Variant : MICROROC

Omega


- MICROROC : MICROMEGAS Read Out Chip
 - Same as HARDROC but with charge preamp input stage + HV protection and slower shaping + 4bit DAC/channel
 - Preamp optimized for $C_d=80\text{ pF}$, noise = 0.2 fC . $C_f=0.4\text{ pF}$ $R_f=5\text{ M}$
 - Maximum input charge : 500 fC
 - Bi-gain shaper (G1-G4), peaking tunable 50-200 ns (2 bits)
 - 3 thresholds
 - Lowest threshold $\sim 2\text{ fC}$
 - Pin to pin compatible with HR2
- Collaboration with LAPP Annecy




SPIROC for SiPM readout

Omega

- SPIROC : Silicon Photomultiplier Integrated Readout Chip
- Developed to read out the analog hadronic calorimeter for CALICE (ILC)
- DESY collaboration (EUDET project)
- Chip embedded in detector :
 - Power consumption is an important issue
 - few external components
- Big detector with huge number of channels (8 millions)




$(0.36m)^2$ Tiles + SiPM + SPIROC (144ch)




SPIROC : One channel schematic

Omega



SPIROC : general schematic


Omega



SPIROC layout


Omega

Techno : AMS SiGe 350nm - package : TQFP 208 - die size : $8 \times 4 = 32\text{mm}^2$





SPIROC main features

- 36 channels
- Internal input 8-bit DAC (0-5V) for individual SiPM gain adjustment
- Energy measurement : 14 bits
 - 2 gains (1-10) + 12 bit ADC: **1 pe** **2000 pe**
 - Variable shaping time from 50ns to 100ns
 - pe/noise ratio : **11**
- Auto-trigger on 1/3 pe (50fC)
 - pe/noise ratio on trigger channel : **24**
 - Fast shaper : ~10ns
- Time measurement :
 - 12-bit Bunch Crossing counter (step=200ns)
 - 12 bit TDC step~100 ps
- Analog memory for time and charge measurement : depth = 16
- Low consumption : **~25 μ W** per channel (in power pulsing mode)
- Individually addressable calibration injection capacitance
- Embedded bandgap for voltage references
- Embedded 10 bit DAC for trigger threshold and gain selection
- Multiplexed analog output for physics prototype DAQ
- 4k internal memory and Daisy chain readout



SPIROC2 input DAC



- Input DAC to optimize SiPM bias voltage
- 8-bit DAC, 5V range, **LSB=20mV**
- 36 DAC (one per channel)
- Ultra low power ($<1\mu\text{W}$) : no power pulsing
- Can sink 10 μA leakage current
- Linearity : $\pm 1\%$
- DAC uniformity between the 36 channels : $\sim 3\%$



S-curves on fast shaper

Omega


- Trigger efficiency versus Threshold (1UDAC=2mV)
- $Q_{inj}=50 \text{ fC}$ (1/3 pe-)




SPIROC2 performance

Omega

Mean(Voltage)




Residual(Voltage)




- Wilkinson ADC well suited to multichannel conversion
- Very good uniformity and linearity

time walk (ns)




jitter (ns)




Single-Photon Peaks

Omega





SiPM SPECTRUM with Autotrigger

Omega



PARiSROC for PMm²

- Photomultiplier ARray Integrated SiGe Read-Out Chip
 - Replace large PMTs by arrays of smaller ones (PMm² project)
 - Centralized ASIC 16 independent channels
 - Auto-trigger at 1/3 p.e.
 - Charge and time measurement (10-12 bits)
 - Water tight, common high voltage
 - Data driven : « One wire out »




Joël Pouthas IPN Orsay

Trigger efficiency

Omega

Good linearity down to 35 fC = 5σ noise
 $\sigma = 7$ fC



Auto-gain test (ADC measurements)

Omega

The whole chain is tested, injecting a charge at the input of the channel:
the signal is amplified, auto-triggered, held in the SCA cell and converted by the ADC.

The charge measurements for different injected charges
setting the **gain threshold** at 60 p.e.


residuals < 1 UADC → until 60 p.e.

Automatic gain selection

Good performance
of the whole chain.



High gain
Up to 60 p.e.

Low gain
Up to 570 p.e.



PARISROC TDC ramps Noise

Omega



Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv

Date: 27-may-2010

Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv

Date: 27-may-2010

These plots are the row data noise for each step of 1ns.

Do not forget that the generator have a 107ps jitter.

Capacitor


Row Noise (Quadratic Mean)

TDC Noise (Quadratic Mean)


Max TDC Noise

Ramp1.Cap2	0.68ch = 148ps	102ps	306ps
		111ps	
Ramp2.Cap2	0.68ch = 147ps	101ps	356ps

IPNO+LAL+LAPP+ULB




Asic ROADMAP @ Irfu Saclay






COMMON BASIS => Idef-X family:


- For low or very low capacitance detectors (CdTe , or Si & LXe)
- Same CSA, PZ, Filter, (discriminator, peak detector) architecture
- Detector leakage current compliant.
- Use of a custom digital library for latchup free design.
- technology tested for space environment: AMS 0.35μm



IdefX1.1:
16 channels.
Parallel analog outputs




IdefX-Eclair:
32 channels.
Multiplexed outputs.
1 Range 200keV
<3mW/ch



IdefX-HD:
32 channels.
Multiplexed outputs.
4 Ranges up to 1.2MeV
Low power: 0.8mW/ch

time →





IDeF-X HD (the more recent chip): Architecture



- 32 channels. Muxed output
- CSA (new concept)
- Gain (50, 100, 150, 200mV/fC)
- PZ cancellation
- RC² filter ($T_{PEAK}=1$ to $10\mu s$)
- Base Line Holder (switchable)
- Peak detector


- 1 Threshold/ channel (6 bits)
- Dynamic up to 1.2MeV (CdTe).
- “OR” Trigger output.
- 3 modes of readout:
 - All channels.
 - Hit channels.
 - On demand
- Power on reset
- LVDS input/output with tunable current
- Hardened digital standard cells
- **Low power: 0.8mW /channel**

Idef-X HD: performances






noise for 2 different
filter time constants
(optimum and fixed)



Irradiation up to 1 Mrad:

- only effect noise increase (cleared after annealing).
- Leakage on ESD diodes suspected

The Spec for ECLAIRs and SYMBOL-X is only 10krad





SEL Tests

New digital library to improve hardness against Single Event Latchup:

Test on Idef-X V2.E => no anti latchup circuit required for the ECLAIRs mission.

No Latchup seen @ 110 MeV for IdefX HD.

AFTER: Asic For TPC Electronic Read-out



IEEE Trans. Nucl Sci, June 2008

Main features:


- **Input Current Polarity:** positive **or** negative
- **72 Analog Channels**
- **4 Gains:** 120fC, 240fC, 360fC & 600fC
- **16 Peaking Time values:** (100ns to 2 μ s)
- **511 analog memory cells / Channel:**

Fwrite: 1MHz-100MHz; Fread: 20MHz


- **Optimized for 20-30pF detector capa**
- **12-bit dynamic range**
- **Slow Control**
- **Power on reset**
- **Test modes**
- **Spy mode on channel 1:**
CSA, CR or filter out

Pulse Shape + linearity



Digitized signal with various peaking time




Good noise performance




Pulse Shape Independent of amplitude



Integral Non Linearity <1.2%




AGET: General ASIC for active target TPCs



- **64 Analog Channels: Analog part + Sampling Capacitor Array.**
- **CSA + PZC + Filter (semi-Gaussian order 2).**
- **SCA: 512 analog memory cells.**
- **AUTOTRIGGERING CAPABILITY**
- Programmable Readout Offset
- Discriminator + Threshold DAC/Channel + mask.
- Digital Trigger output (LVDS)
- Multiplicity Output [Analog sum of the discri outputs.]
- High Charge range (10pC)
- **Several SCA readout modes (all, zero-supress, on demand).**

- **Slow Control.**
- **Power on reset.**
- **Test modes.**
- **Spy mode.**
- **Channel inhibit**




NEW



Designed to read the ~20000 channels of a **Micromegas tracker** for the CLAS12 upgrade @ JLAB (Virginia).

More than 5m² of stripped detectors.
~30k channels



Based on AGET structure, but:

- 64 channels with “everything” tunable.
- Design for **high detector capacity (ENC <1500 e- for $t_p=150\text{ns}$ @200pF)**
- **Dead Time “Free” readout (APV-like structure) :**

The 512 cell Switched Capacitor Array is used as a **circular analogue buffer** (both L1 latency buffer + derandomizing buffer).

- No limit for the number of cells kept for an event.
- Normal operation with external trigger, but autotriggering capabilities available.
- Chip submitted in beginning of June 2011.

NECTAR: a 3.2GS/s digitizer for CTA*





* Program supported by French ANR

CTA:

- project of a large Atmospheric Cherenkov Telescope Array.
- 100 telescopes with each more than 1000 PMT. ~16 bit range required (2gains)
- Need for fast integration time (typ 6ns) to reduce the effect of Night Sky Background.
- Use of low cost and proven solutions (HESS, Magic 2) => use of fast analogue memories as L1 Buffer.


NECTAr:

- 2 differential channels of 1024 cells SCA with 400 MHz bandwidth (DLL-matrix structure)
- Sampling rate in the 1-3GS/s range.
- Digitization of a window of interest by a 20 MS/s pipeline ADC (IP from IN2P3/LPSC) after a trigger is received.
- Serialization of ouput data @120MHz on 2 LVDS pair




TAR: Performances


Omega




Photoelectron signal digitized by NECTAR: 2.4ns FWHM, half range pulse sampled @ 2 GS/s



-3dB Bandwidth is larger than 400 Mhz For 0.8V peak-peak sinewave




Photoelectron Spectrum with Hamamatsu R9619mod PMT (2⁵ Gain + on board HG=16)



Charge Scan & Q resolution with simulated PE pulses, 2GS/s (the 2 Nectar channels are connected respectively to ampli with gain 1 and 16). More than 10,000 usable range

	Nectar0 performance	Unit
Power Consumption	< 300	mW
Sampling Freq. Range	0.5 - 3.2 GS/s	GS/s
Analog Bandwidth	>400MHz	MHz
Read Out time for a 16 cell event (2 gains 1- cells)	<2	μs
ADC LSB	0.5	mV rms
Total noise (unchanged with frequency)	< 0.8mV	mV rms
Maximum signal (limited by ADC range)	2V	V
Dynamic Range	>11.3	bits
Crosstalk	4	per mil
Relative non linearity (integral)	<2% (quasi DC)	%
Sampling Jitter	< 40 rms (from resolution)	ps rms


Ultra Low Temperature Mux for XRAY micro calorimeter






Satellite IXO

- Target: **IXO** satellite (ESA)
- High resolution (5eV @ 6kEV) **XRay spectro-imager**
- fine pitch: 4000 pixels
- Calorimeter Matrix manufactured by **CEA/LETI**
- Detector temperature : 50 to 100mK
- Photon by photon detection => high speed FE

- Front_End electronics close to the detector:
- **Must operate @ 4K**
- Amplify and multiplex the detector pulses
- Low noise, low power (**30 μ W/channel**)
- **Technological choices:**
 - HEMT (from CNRS/LPN) for the first stage (impedance adaptation + gain).
 - **AMS 0.35 μ m SiGe chip for extra gain and mulitplexing:**
 - Prototype circuit (8 channel Mux) submitted in July 2009
=> Analogue and digital working perfectly @ 4K
 - Design of an optimized 34 channel Mux in progress




Multi HEMT chip.




8x8 calorimeter matrix prototype

What's coming next ?





32 nm RF CMOS Technology



- **TM1 Inductor:** high Q and density
- **Passives:**
 - Precision Resistor
 - High Q Inductor
 - High Density Decap
- **HV PA Transistor**
- **RF Transistor:** Templates/Modeling
- **Transistor:**
 - Logic, low power, I/O
 - JFET, BJT
- **Well:** Triple Well/Deep Nwell
- **Substrate:** High Resistivity




RF Models



Basic 32 nm CMOS technology is expanded with many more mixed signals/RF features to meet RF SoC requirements

RF CMOS Technology Performance Metrics



RF Devices	RF Circuits	Key Device Characteristics
Logic Transistor	MAC/BB, ADC, DAC	I_{dsat} , I_{dlin} , V_t , I_{off}
Analog Transistor	ADC, DAC, MAC/BB	G_m , R_{out} , Matching, Linearity, Noise, NF_{min}
RF Transistor	PA, Mixer, T/R Switch	f_T , f_{max} , 1/f Noise, NF_{min}
PA Transistors	PA	R_{on} , Linearity, f_T , f_{MAX} , Efficiency, Breakdown V,
Precision Resistors	ADC, DAC, BB Filter, others	R , $\sigma R/R$, Matching
Linear Capacitors	PLL, VCO	C , Q , Matching
Varactors	PLL, VCO	Tuning Ratio, Q , K_{VCO} ,
Inductor/Transformer/Balun	PA, LNA, Mixer	L , Q

What are the impacts of CMOS scaling on these metrics ?

- 0.35 µm still widely used for good ratio performance/cost
- « acta est fabula » : talk is finished






PARISROC2 layout

Omega


Technology: AMS SiGe 0.35 μm

Surface: 18 mm²

Package: CQFP160







MAROC 3 – Main Features



- **Gain adjustement:**
 - 8 bits ($2, 1, \dots, 0.0156$) instead of 6 bits ($2, 1, \dots, 0.0625$)
- **Charge measurement**
 - Variable charge gain
 - Dynamic range increased
 - 8 or 10 or 12 bits wilkinson ADC
- **Trigger measurement**
 - Bipolar fast shaper: 2 thresholds
 - Only 2 DAC
 - Mux instead of an encoder
 - 2 OR outputs
 - New digital output levels: Vhigh and Vlow
 - Mask
- **Internal reference**
- **P = 3 mW/ch**
- **828 slow control parameters!**


Scurves with FSB1

Omega




Discriminator offset

- SiGe BJT discriminator
 - Offset $\sim 500 \mu\text{V}$



PARiSROC characteristics


- ü 16 preamplifier inputs
 - ü Input dynamic range : 0 \square 300 pe (0 \square 50pC) with 1% linearity
good precision obtained by 2 preamps (high and low gain)
 - ü Variable gain by a factor 4 (8 bits) for PMTs gain adjustment
- ü 16 trigger outputs:
 - ü Fast shaper ($t=15\text{ns}$) + low offset discriminator
 - ü Threshold provided by common internal 10bit DAC
 - ü 100 % efficiency at 1/3 pe
 - ü "OR" of 16 triggers output
- ü 1 multiplexed charge output :
 - ü Slow shaper with variable shaping time :
 $t = 25\text{ns}, 50\text{n}$ or 100ns
 - ü Dual Track & Hold
- ü 8 to 10-bit internal ADC (Wilkinson) for charge and fine time measurement
- ü Internal TDC : 24 bits counter (coarse) + fine 1 ns
- ü One serial data output : channel number + Charge + time coarse and fine
- ü **Dissipation** : 5mW/ch



PARiSROC – 18 mm²

PARISROC general schematic

Omega



Time measurement

Omega




2 systems:

1. Coarse time by 24-bit gray counter

- working at 10 MHz
- with 1.67 s of dynamic
- 100 ns steps

2. Fine time by analog TDC

- 100 ns dynamic
- 100 ps step



Digital part

4 modules: ***Acquisition, Conversion, Read Out and Top manager.***


Acquisition part manages the track & hold

Conversion part converts charge and time into 10 bits digital values saved in registers (RAM)

Read Out sends the data from memory to an external system

SELECTIVE READ OUT

- Only hit channels are read
- Readout clock : 40 MHz
- Max Readout time (16 ch hit) : 25 μ s
- 51 bits of data / hit channel




	PARIROC 2
Conversion Time	26 μ s
Readout Time	25 μ s
Total cycle duration	51 μ s

	PARIROC version 2
Channel number	4
Coarse time counter	24
Extra Coarse time	1
Gain used	1
Charge converted	10
Fine time (TDC) used	1
Fine time (TDC) converted	10
Total	51 bits

SKIROC status

- SPIROC2 used as SKIROC emulator
 - only preamp differs
 - 36 channels instead of 64
 - Limited dynamic range (~ 500 MIPs)
 - Tests starting with FEV7 to address embedding issues
 - Noise tests on testboard proceeding (ENC ~ 1 ke-)
- SKIROC2 submitted with production run
 - 64 channels, 70 mm^2
 - Very large dynamic range: HG for 0.5-500 MIP, LG for 500-3000 Mip
 - Testability at wafer level
- Front End boards crucial element
 - Collaboration with Korea





S. Callier, M. Cohen-Solal, F. Dulucq, J. Fleury, N. Seguin

SKIROC2 One channel block scheme

Omega

- SPIROC
- SKIROC
- HARDROC
- PARISROC



10-bit dual DAC – common to 64 channels