

# Implementing DRD7: an R&D Collaboration on Electronics and On-detector Processing. 2nd workshop

Contribution ID: 21

Type: **not specified**

## 7.2.a eFPGA - Programmable Logic Array IP

*Monday 25 September 2023 16:15 (15 minutes)*

**Presenter:** KARAGOUNIS, Michael (Fachhochschule Dortmund Univ. of Applied Sciences and Arts (DE))

**Session Classification:** WG 7-2