The Norwegian ALICE Program - Instrumentation

Jørgen Lien (USN) on behalf of ALICE Norway, NorCC 2024 Workshop







Future Run4





Forward Calorimeter

Aim:

Exploring non-linear QCD in regime of saturated gluons at low Bjorken-x and constrain nPDFs



Method:

Forward Calorimeter 7m from the interaction point in ALICE

Electromagnetic Calorimeter Highly granular Si-W layers

- 18 Si pads layers lower granularity
- 2 MAPS pixels layers higher granularity

Hadronic

Scintillating fibers embedded in Cu tubes ~7t of tubes and 200km of fiber

FoCal slides by Tea Bodova



Forward Calorimeter – frontend and readout





FoCal - E

module 22 in total

3888 ALPIDE sensors!

Forward Calorimeter – system level Trigger detectors incl FIT CTP Processo Readout **Pixel layers** Readout Unit = FPGA + IpGBT + VTRX+ Pixel layers LTU CRUs Units Pixel layers: (+ bPOL48V on separate Power Boards) 1. Continuous readout 2. FIT trigger: Latency < 1.6 us Concentrator Cards = $HGCROC + IpGBT + VTRX_{+}$ Pad layers Concentrator Pad layers CRUs Cards (+ bPOL48V)LTU = HGCROC + IpGBT + VTRX+ Readout Boards FoCal-H Readout FoCal-H CRUs Boards (+ bPOL48V) FoCal-H & pad layers : Latency < 12.8 us Counting room In cavern Near detector ~50 meters away ~120 meters away

Forward Calorimeter – pixels – FEE layers



One full pixel layer



ALPIDE modes:



One full pixel module-layer



ALPIDEs (both Inner and Outer Barrel modes!) ultrasonically welded by the **SpTAB** technique (Single-point Tape Automated Bonding) to aluminium-polyimide dielectrics into long multi-chip strings.

Forward Calorimeter – pixels – readout



Readout architecture based on current ITS2. Main differences:

10Gbps transceiver - IpGBT instead of GBTx 10Gbps optical link - VL+ instead of VL Bigger main FPGA - KU085 instead of KU060 New auxiliary FPGA - IGLOO2 instead of ProASIC3 **New flash** for reprogramming Handles Inner & Outer Barrel modes simultaneously Expected data throughput ~18 Gbps

Radiation mitigation techniques for SEUs remain the same - TMR and scrubbing

Power distribution

Radiation hardened DCDC **bPOL48V** on the Power Board.

LDOs on the detector (on Transition Card) to compensate for voltage drop and provide stable power to ALPIDEs.



Cavern

Forward Calorimeter – <u>ALICE Norway</u>

Shared responsibility in FoCal

Pixel layers- Bergen, USNPixel readout- BergenIntegration- BergenO2- OsloSimulations- Oslo, HVL

Forward Calorimeter – <u>Bergen</u>

Pixel layers

- ✓ 9-chip prototype test and verification
- \checkmark 15-chip prototype design
- \square 15-chip prototype production, test and verification (Q4 2024)
- \Box Testing station for production (Q4 2024 hardware already produced, software and

firmware update ongoing)

Pixel readout

- Readout Unit conceptual design
 - ✓ Power Board conceptual design
 - PCB designs schematics and layout (Q1 2025)
 - PCB production and assembly (Q2 2025)
 - First iteration of test firmware for Readout Unit (Q2 2025)
 - □ First iteration of test software for Readout Unit (Q2 2025)

General

Full pixel layer and readout chain and power distribution for verification (Q1 2026)
 Finished mass production of pixel layer, readout chain and power distribution (Q4 2026)

Inner Tracking System 3 (ITS3)

- Detector Overview
 - Wafer-scale sensor ASICs
 - Fabricated with stitching
 - All electrical signals and power routed on-chip
 - Ultra-thin and bendable: 50 μm
 - 266 mm (Z) x variable width* (rφ)
 - CMOS MAPS
 - 65 nm technology
 - Open-cell carbon foam spacers
- Key benefits
 - Extremely lightweight
 - Material budget: 0.35% X₀ => 0.05% X₀
 - Uniformly distributed material
 - Closer to interaction point
 - Beam pipe radius: 18.2 mm => 16 mm
 - Radial position: 24 mm => 18 mm



MOSAIX Test System

Purpose:

- Testing of MOSAIX chips out of fabrication
 - Planning to receive prototype in February-March
- Testing of all functionality and configurations

How:

- FPGA SoC solution
- DATA Processing module (IpGBT interface)
- Contol and Slow-Control module
- IPBuss interface to modules

Test system tested by MOSAIX model:

- Why: Testing the test system
- How: Emulating data input to the TRU (Top Readout Unit) in FW





MOSAIX TEST SYSTEM

ALICE detector technology activities at UiO

Emilie H. Solheim, PhD student (2021–2025): FoCal

Detector performance analysis (MC simulations, test beam)





Figure 9. GEANT4 simulation of the FoCal-E and FoCal-H (second version) prototype detectors for a shower created by a 100 GeV electron (left) and pion (right). The incident particle, which enters the detector from the left, is not shown.



Figure 26. Longitudinal shower profiles for 20–300 GeV electrons compared to GEANT4 simulations and fitted with a Γ -distribution.

FoCal-E Pixels FoCal-E Pixels

Figure 11. Picture of the full FoCal test beam setup used during the fall 2022 and 2023 campaigns. The FoCal-E consisted out of 18 pad layers, and 2 pixel layers (shown are pCT-based layers but also HIC-based layers were used). The second prototype for FoCal-H was used.



baby-MOSS setup @UiO

ALICE 3





Next generation compact experiment for LHC Run 5 and beyond

60 m² low-mass all-silicon tracker fully made of MAPS

n=-2.0

n=-3.5

- Retractable vertex detector for unprecedented pointing resolution
- Large acceptance: -4 < η < 4
- Excellent PID capabilities thanks to TOF and RICH detectors
- Superconducting magnet system

-10

- · Continuous readout and online data processing to access rare signals
- Target interaction rates x2 in Pb-Pb and x50 in pp (24 MHz) wrt Run 3 & 4



- Scoping Document in preparation
- Specific R&D starting up





ALICE 3 sensor specification estimates https://arxiv.org/pdf/2211.02491.pdf



LOI	estimates,	24 MHz pp	collision	rate, 1/r² -	- scaling	Hit	Rate	Ba	ndwid	dth				ALICE
		Layer	Radius (cm)	Surface (m2)	Pixels (1e6)	Hit Rate (1e6/cm^2/s)	Hit Rate (1e9/layer/s)	Hits (Gbit/s)	Noise (Gbit/s)	Total (Gbit/s)	Power (W)	NIEL (1 MeV n_eq/cm^2)	TID (Mrad)	
Vertex D	etector	0	0.5	0.016	160	94	17	274	1	275	13	9,00E+15	288	
		1	1.2	0.038	380	16	7.3	117	2.4	119	32	1,60E+15	50	
		2	2.5	0.079	790	3.8	3.6	57	5	62	66	3,60E+14	12	
Middle L	ayers	3	3.8	0.29	120	1.7	1.8	28	0.7	79	175	1,60E+14	5	
		4	7	0.55	220	0.48	1.2	18	1.4	43	131	4,60E+13	1.5	
		5	12	0.94	370	0.16	0.8	13	2.4	27	224	1,60E+13	0.5	
		6	20	1.6	620	0.058	0.6	9.9	4	19	374	5,60E+12	0.2	
Outer Tra	acker	7	30	2.3	930	0.026	0.5	7.9	6	16	561	2,50E+12	0.08	
		8	45	7.5	3000	0.012	0.6	9.6	19.1	33	1792	1,10E+12	0.04	
		9	60	10	4.00E+03	6.50E-03	0.5	8.2	25.5	36	2389	6,30E+11	0.02	
		10	80	13.3	5.30E+03	3.70E-03	0.4	6.8	34	42	3185	3,50E+11	0.01	
				1	Vertex Dete	ctor Midd	le Layers (Outer Tra	cker II	IS3	ITS2	2		
	Pixel size ((μm^2)			O(10	x 10)	O(50 x 50)	0(50	x 50)	O(20	x 20)	O(30 x 30)		
	Position re	esolution (μ	.m)			2.5	10		10		5	5		
	Time reso	lution (ns R	MS)			100	100		100 1	100* / O(1	.000)	O(1000)		
	in-pixel ra	te (/ pixel /	s)			100	100		100					
	Fake-hit ra	ate (/ pixel /	event)			<1e-7	<1e-7		<1e-7	<	:1e-7	<< 1e-6		
	Power cor	nsumption (mW / cr	m^2)		70	20		20		20**	47 / 35***	F. Reid	dt et al.

Need significant improvement in:

- Power-performance ratio, not only in front end, but also on and off chip data transmission, and architecture
- Radiation tolerance for inner layers

=> Observing convergence in sensor development targets, mostly common in the short term for different HEP applications, with longer term incremental R&D (L. Musa https://indico.cern.ch/event/994685/contributions/4181740/attachments/2193327/3707745/MUSA_ECFA_IS_2021FEB.pdf) see also D. Contardo

ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at 5 mm from the interaction point
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage





ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at 5 mm from the interaction point
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage





ALICE 3 Vertex Detector



3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at 5 mm from the interaction point
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage



- Unprecedented spatial resolution: 2.5 µm
- Extremely low material budget: 0.1% X₀/layer
- Hit rate: up to 94 MHz cm⁻²
- Main R&D challenges:
 - Radiation hardness
 - 10¹⁶ 1MeV n_{eq} cm⁻² + 300 Mrad (LOI values)
 - In-vacuum mechanics and cooling
 - 10 µm pixel pitch
 - Data and power distribution





- ALICE3 (and ITS3):
 - Die to die, and die to wafer connections connecting the analog pixels to power distribution, DC-DC converters, digital processing layers and
 - Organized as DRD (Detector R&D)
 - DRD 3-WG7 Experiment oriented. Sensor interconnection techniques
 - DRD 7.2b Integration of RISC-V System-On-Chip and/or FPGA on detector
 - DRD 7.6b Development of fundamental integration technologies (2D, 2.5D and 3D)
 - USN capabilities (see next 4 slides)





Packaging technology Example CMOS/ROIC Therma Anti-reflective Coating **@USN** MEMS IR transmissive car Microbolometers Getter Vacuum MBA Bonding frame Wafer-level Packaging ROIC

- Encapsulation of MEMS sensors
- Interconnection technologies for MEMS and electronics



• System-integration and encapsulation for medical devices



Bioelectronic interfaces



Sensor implanted in the heart muscle

• Packaging technologies for demanding applications

University of South-Eastern Norway Packaging slides by Hoang Vu Nguyen, USN

Bonded dies on the wafer with cap deflection

IR Optics



Bonding technology example: SLID (intermetallic bonding)

Interconnection and die-attach for high temperatures

- Processing at 250–300 °C
- Bond solid to 500–700 °C

Thin-layer bonding (~10 µm)

- Hermetic sealing
- MEMS microbolometers
- Getter activation possible

Fine-pitch possible (few µm)

2.5D–3D integration compatible

Low-temperature SLID (In–Bi alloys and similar)

- Processing at 90–120 °C
- Bond solid to 271 °C or higher

Where are we now:

- Cu–Sn: Hermetic sealing for IR cameras
 - Au–Sn:
 - Power electronics
 - Down-hole (oil well) instrumentation
 - Compatible with thermal cycling of CTE mismatched die/ substrate
 - Lamination of ultrasound transducers
- Ni–Sn: Potential for extreme high-temperature stability
- Au–Ge: Thermoelectric generators
- Au–In: Demonstrated high-temperature stability
- In–Bi based:
 - Extreme low-temperature bonding
 - Compatible with ultrasound transducers lamination
- Wafer-level and die-level implementation

Way forward:

- Further work on industrial implementation
- Low-temperature SLID
 - Process optimalization and fundamental understanding
 - New material systems (Cu–Sn–Bi and others)









University of South-Eastern Norway

Interconnection Technologies based on Metal-coated Polymer Spheres

Motivation

Electrical interconnections for demanding applications Improved mechanical reliability Fine-pitch capability



Sphere (MPS) University of South-Eastern Norway







Bonding multiple chips with high-density interconnects to a substrate using ACA





using ACA



Flex-to-flex using ACA



Interconnect based on a single MPS

Assembly for thousands of ultrasonic transducer elements using ACA, ICA

Where are we now:

- Demonstrate interconnects with improved ductility, reduced induced tress, improved impact strength, and hance mechanical reliability
- \Box Know-how: high-density interconnects; fine-pitch (<200 μ m) to ultra finepitch capability (< 100 μ m); bonding dies from a few mm² to >100 mm², from 700 µm to 50 µm thickness
- Applications: medical ultrasound probes, electronics in ammunition, display

Way forward:

- □ Further work on industrial implementation
- Demonstrate feasibility of the technologies in new applications
- □ Solutions for low-temperature, low-pressure, ultra-fine pitch interconnections

Towards Heterogeneous Integration

- MEMS-on-CMOS
- Chiplets integration
- 2.5D–3D integration
- Assembly of small-sized, largesized, ultrathin dies
- Chip-scale package, chip-towafer, wafer-level integration

9/4/2024













ALICE Upgrades and FCC-ee common challenges



 The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance

Target performance	ITS3	ALICE 3	FCC-ee
Position precision	5 µm	2.5 μm	3 μm
X/X ₀ per layer	0.09% <i>(average)</i> 0.07% <i>(most of active region)</i>	0.1 %	0.3 %
Power consumption	40 mW/cm ² (active region)	20 mW/cm ²	50 mW/cm ²
NIEL	$10^{13}1 { m MeV}n_{eq}/{ m cm^2}$	10 ¹⁶ 1MeV n _{eq} /cm ² (LOI, *)	$\sim 6 \times 10^{12} n_{eq}$ /year
TID	1 Mrad	300 Mrad <i>(LOI, *)</i>	~3.4 Mrad/year
Maximum hit rate	$< 10 \text{ MHz/cm}^2$	94 MHz/cm ²	400 MHz/cm ² (*)
			* - haing revised







ALICE Upgrades and FCC-ee common challenges



 The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance

Can the R&D for ITS3 and ALICE 3 serve as a stepping stone for FCC-ee vertex and tracker detectors?



Tracker⁵⁾





Must happen or main physics goals cannot be met 🛑 Important to meet several physics goals 🔰

Desirable to enhance physics reach 😑 R&D needs being met





From Roadmap to DRD7

DRDTs to WPs and Projects

 Seen a rich and interesting R&D program that addresses all *Detector R&D Themes* identified in the ECFA Detector R&D Roadmap



Summary

- ALICE Norway contributes to many aspects of the ALICE Collaboration programme, including core detector development, software and computing
- Strong involvement in the ongoing R&D for the LS3 upgrade:
 - FoCal
 - ITS3
- Aim at continuing working within ALICE beyond Run4 and be involved in the ALICE3 project
- Involved in DRDs

Backup

WorkPackages & Projects

High-Level Overview

WP7.1	PROJECTS	channels
Data density and power efficiency	 7.1a Silicon Photonics transceiver development 7.1b Powering next generation detector systems 7.1c Wireless Data And Power Transmission (WADAPT) 	More bits Less power Lest power
WP7.2	*	ability, modularity
Intelligence on the	7.2b Radiation tolerant RISC-V SoC program	mmac. optimization
detector	7.2c Virtual electronic system prototyping Syster	^{IU-1640}
WP7.3		energy
4D and 5D techniques	7.3a High performance TDC and ADC blocks at ultra-low p7.3b1 Strategies for characterizing and calibrating sourcesimpacting time measurements7.3b2 Timing distribution techniquesSyster	power solution in position, time and m-level optimization

• For each project: Milestones and deliverables defined - currently 2024 - 2026, with perspectives beyond for most projects

• Summary table for each project in the appendix of this presentation

* Project 7.2a (e-FPGA) postponed, pending consolidation of resources

WorkPackages & Projects

High-Level Overview

WP7.4		
Extreme environments	 7.4a Device modelling and development of cryogenic OPDKs and IP 7.4b Radiation resistance of advanced CMOS nodes 7.4c Cooling and cooling plates*Possible overlap with DRD8 to be clarified 	CMOS Harsh environments Dense heat generation a critical extraction
WP7.5		rms survey arm
Backend systems and	7.5a DAQOverflow	implementation
COTS components	7.5b From FE to BE with 100GbE	y backends
WP7.6	2000	molex technolog.
Complex imaging ASICs	7.6a Common access to selected imaging technologies	we effort on comp
and technologies	7.6b Shared access to 3D integration Collaboration	access framewa
	IB Plocks	3

- For each project: Milestones and deliverables defined currently 2024 2026, with perspectives beyond for most projects
- Summary table for each project in the appendix of this presentation