

The Norwegian ALICE Program - Instrumentation

Jørgen Lien (USN)
on behalf of ALICE Norway,
NorCC 2024 Workshop




Høgskulen
på Vestlandet



Universitetet
i Sørøst-Norge



PHOS TPC RCU & RCU2 HLT



12 Optical Links using 3 QSFPs, connected to FPGA transceivers (GTx). Up to 6.6 Gbps per channel.


PCIe Gen2, 8 Lanes 8x 5.0 Gbps, connected to Xilinx PCIe Host Block.

Xilinx Virtex-6 FPGA FF1156 package LX240T


2x DDR3 SO-DIMM Two independent SO-DIMMs up to 1066 Mbps with Xilinx MIG D093 software.




ITS2 TPC



FOCAL ITS3



ALICE3




Future Run4

2029

2030

2031

2032



Forward Calorimeter



Aim:

Exploring non-linear QCD in regime of saturated gluons at low Bjorken- x and constrain nPDFs

Method:

Forward Calorimeter 7m from the interaction point in ALICE


Electromagnetic Calorimeter

Highly granular Si-W layers

- 18 Si pads layers
lower granularity
- 2 MAPS pixels layers
higher granularity

Hadronic

Scintillating fibers embedded in Cu tubes
~7t of tubes and 200km of fiber





Forward Calorimeter – frontend and readout




3888 ALPIDES in 2 layers

1944 pads in 18 layers

~10 000 channels




Forward Calorimeter – system level



Forward Calorimeter – pixels – FEE layers



One full pixel layer




Note: Pixels layer is not to scale

ALPIDE modes:

- Inner Barrel
- Outer Barrel Master
- Outer Barrel Slave


One full pixel module-layer




Bonded and assembled ALPIDE



SpTAB joints




Production Test Box



ALPIDEs (both Inner and Outer Barrel modes!) ultrasonically welded by the **SpTAB** technique (Single-point Tape Automated Bonding) to aluminium-polyimide dielectrics into long multi-chip strings.

Forward Calorimeter – pixels – readout



Readout architecture based on current ITS2.

Main differences:

10Gbps transceiver - **IpGBT** instead of GBTx

10Gbps optical link - **VL+** instead of VL

Bigger main FPGA - **KU085** instead of KU060

New auxiliary FPGA - **IGLOO2** instead of ProASIC3

New flash for reprogramming

Handles Inner & Outer Barrel modes simultaneously

Expected data throughput **~18 Gbps**

Radiation mitigation techniques for SEUs remain the same - **TMR and scrubbing**

Power distribution

Radiation hardened DCDC **bPOL48V** on the Power Board.

LDOs on the detector (on Transition Card) to compensate for voltage drop and provide stable power to ALPIDEs.

Forward Calorimeter – ALICE Norway



Shared responsibility in FoCal

- | | |
|---------------|---------------|
| Pixel layers | – Bergen, USN |
| Pixel readout | – Bergen |
| Integration | – Bergen |
| O2 | – Oslo |
| Simulations | – Oslo, HVL |

Forward Calorimeter – Bergen

- | | |
|---------------|--|
| Pixel layers | <ul style="list-style-type: none">✓ 9-chip prototype test and verification✓ 15-chip prototype design<input type="checkbox"/> 15-chip prototype production, test and verification (Q4 2024)<input type="checkbox"/> Testing station for production (Q4 2024 – hardware already produced, software and firmware update ongoing) |
| Pixel readout | <ul style="list-style-type: none">✓ Readout Unit conceptual design✓ Power Board conceptual design<input type="checkbox"/> PCB designs – schematics and layout (Q1 2025)<input type="checkbox"/> PCB production and assembly (Q2 2025)<input type="checkbox"/> First iteration of test firmware for Readout Unit (Q2 2025)<input type="checkbox"/> First iteration of test software for Readout Unit (Q2 2025) |
| General | <ul style="list-style-type: none"><input type="checkbox"/> Full pixel layer and readout chain and power distribution for verification (Q1 2026)<input type="checkbox"/> Finished mass production of pixel layer, readout chain and power distribution (Q4 2026) |


Inner Tracking System 3 (ITS3)

• Detector Overview

- Wafer-scale sensor ASICs
- Fabricated with stitching
- All electrical signals and power routed on-chip
- Ultra-thin and bendable: 50 μm
- 266 mm (Z) x variable width* ($r\phi$)
- CMOS MAPS
 - 65 nm technology
- Open-cell carbon foam spacers

• Key benefits

- Extremely lightweight
 - Material budget: 0.35% $X_0 \Rightarrow$ 0.05% X_0
- Uniformly distributed material
- Closer to interaction point
 - Beam pipe radius: 18.2 mm \Rightarrow 16 mm
 - Radial position: 24 mm \Rightarrow 18 mm



MOSAIX Test System

Purpose:



- Testing of MOSAIX chips out of fabrication
 - Planning to receive prototype in February-March
- Testing of all functionality and configurations

How:

- FPGA SoC solution
- DATA Processing module (IpGBT interface)
- Control and Slow-Control module
- IPBuss interface to modules

Test system tested by MOSAIX model:

- Why: Testing the test system
- How: Emulating data input to the TRU (Top Readout Unit) in FW



ALICE detector technology activities at UiO

Emilie H. Solheim, PhD student (2021–2025): FoCal
 Detector performance analysis
 (MC simulations, test beam)

Christina Tsolanta, PhD student (2023-2026): ITS3
 Characterization & test beam analysis of MAPS (baby-MOSS)




Figure 9. GEANT4 simulation of the FoCal-E and FoCal-H (second version) prototype detectors for a shower created by a 100 GeV electron (left) and pion (right). The incident particle, which enters the detector from the left, is not shown.




Figure 26. Longitudinal shower profiles for 20–300 GeV electrons compared to GEANT4 simulations and fitted with a Γ -distribution.






Figure 11. Picture of the full FoCal test beam setup used during the fall 2022 and 2023 campaigns. The FoCal-E consisted out of 18 pad layers, and 2 pixel layers (shown are pCT-based layers but also HIC-based layers were used). The second prototype for FoCal-H was used.




baby-MOSS setup @UiO

ALICE 3



Next generation **compact experiment for LHC Run 5** and beyond

- **60 m²** low-mass **all-silicon tracker** fully made of MAPS
- **Retractable vertex detector** for unprecedented pointing resolution
- **Large acceptance:** $-4 < \eta < 4$
- Excellent PID capabilities thanks to TOF and RICH detectors
- Superconducting magnet system
- Continuous readout and online data processing to access rare signals
- Target interaction rates x2 in Pb-Pb and x50 in pp (24 MHz) wrt Run 3 & 4



- **LOI** approved in 2022
- **Scoping Document** in preparation
- Specific **R&D** starting up

ALICE 3 sensor specification estimates <https://arxiv.org/pdf/2211.02491.pdf>



LOI estimates, 24 MHz pp collision rate, $1/r^2$ – scaling					Hit Rate		Bandwidth					
	Layer	Radius (cm)	Surface (m ²)	Pixels (1e6)	Hit Rate (1e6/cm ² /s)	Hit Rate (1e9/layer/s)	Hits (Gbit/s)	Noise (Gbit/s)	Total (Gbit/s)	Power (W)	NIEL (1 MeV n_eq/cm ²)	TID (Mrad)
Vertex Detector	0	0.5	0.016	160	94	17	274	1	275	13	9,00E+15	288
	1	1.2	0.038	380	16	7.3	117	2.4	119	32	1,60E+15	50
	2	2.5	0.079	790	3.8	3.6	57	5	62	66	3,60E+14	12
Middle Layers	3	3.8	0.29	120	1.7	1.8	28	0.7	79	175	1,60E+14	5
	4	7	0.55	220	0.48	1.2	18	1.4	43	131	4,60E+13	1.5
	5	12	0.94	370	0.16	0.8	13	2.4	27	224	1,60E+13	0.5
	6	20	1.6	620	0.058	0.6	9.9	4	19	374	5,60E+12	0.2
Outer Tracker	7	30	2.3	930	0.026	0.5	7.9	6	16	561	2,50E+12	0.08
	8	45	7.5	3000	0.012	0.6	9.6	19.1	33	1792	1,10E+12	0.04
	9	60	10	4.00E+03	6.50E-03	0.5	8.2	25.5	36	2389	6,30E+11	0.02
	10	80	13.3	5.30E+03	3.70E-03	0.4	6.8	34	42	3185	3,50E+11	0.01

	Vertex Detector	Middle Layers	Outer Tracker	ITS3	ITS2
Pixel size (μm ²)	$O(10 \times 10)$	$O(50 \times 50)$	$O(50 \times 50)$	$O(20 \times 20)$	$O(30 \times 30)$
Position resolution (μm)	2.5	10	10	5	5
Time resolution (ns RMS)	100	100	100	100* / O(1000)	O(1000)
in-pixel rate (/ pixel / s)	100	100	100		
Fake-hit rate (/ pixel / event)	<1e-7	<1e-7	<1e-7	<1e-7	<< 1e-6
Power consumption (mW / cm ²)	70	20	20	20**	47 / 35***

F. Reidt et al.

Need significant improvement in:



- Power-performance ratio, not only in front end, but also on and off chip data transmission, and architecture
- Radiation tolerance for inner layers

=> Observing convergence in sensor development targets, mostly common in the short term for different HEP applications, with longer term incremental R&D (L. Musa https://indico.cern.ch/event/994685/contributions/4181740/attachments/2193327/3707745/MUSA_ECFA_IS_2021FEB.pdf) see also D. Contardo

ALICE 3 Vertex Detector

3 barrel layers of ultra-thin, curved, wafer-scale MAPS



- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at **5 mm from the interaction point**
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage



ALICE 3 Vertex Detector

3 barrel layers of ultra-thin, curved, wafer-scale MAPS


- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at **5 mm from the interaction point**
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage



ALICE 3 Vertex Detector


3 barrel layers of ultra-thin, curved, wafer-scale MAPS

- Retractable structure inside the beam pipe secondary vacuum
- First detection layer at **5 mm from the interaction point**
- Completed by 2 x 3 end-cap disks for high $|\eta|$ coverage




- Unprecedented **spatial resolution: 2.5 μm**
- Extremely low **material budget: 0.1% X_0 /layer**
- **Hit rate: up to 94 MHz cm^{-2}**
- **Main R&D challenges:**
 - Radiation hardness
 - **10^{16} 1MeV n_{eq} cm^{-2} + 300 Mrad (LOI values)**
 - In-vacuum mechanics and cooling
 - **10 μm pixel pitch**
 - Data and power distribution

- ALICE3 (and ITS3):
 - Die to die, and die to wafer connections connecting the analog pixels to power distribution , DC-DC converters, digital processing layers and
 - Organized as DRD (Detector R&D)
 - DRD 3-WG7 – Experiment oriented. Sensor interconnection techniques
 - DRD 7.2b – Integration of RISC-V System-On-Chip and/or FPGA on detector
 - DRD 7.6b – Development of fundamental integration technologies (2D, 2.5D and 3D)
 - USN capabilities (see next 4 slides)








Powering AI




Packaging technology @USN

- Encapsulation of MEMS sensors
- Interconnection technologies for MEMS and electronics
- System-integration and encapsulation for medical devices



Bioelectronic interfaces



Sensor implanted in the heart muscle



- Packaging technologies for demanding applications

Bonding technology example: SLID (intermetallic bonding)

Interconnection and die-attach for high temperatures

- Processing at 250–300 °C
- Bond solid to 500–700 °C

Thin-layer bonding (~10 μm)

- Hermetic sealing
- MEMS microbolometers
- Getter activation possible

Fine-pitch possible (few μm)

2.5D–3D integration compatible

Low-temperature SLID (In–Bi alloys and similar)





- Processing at 90–120 °C
- Bond solid to 271 °C or higher

Where are we now:

- Cu–Sn: Hermetic sealing for IR cameras
- Au–Sn:
 - Power electronics
 - Down-hole (oil well) instrumentation
 - Compatible with thermal cycling of CTE mismatched die/ substrate
 - Lamination of ultrasound transducers
- Ni–Sn: Potential for extreme high-temperature stability
- Au–Ge: Thermoelectric generators
- Au–In: Demonstrated high-temperature stability
- In–Bi based:
 - Extreme low-temperature bonding
 - Compatible with ultrasound transducers lamination
- Wafer-level and die-level implementation

Way forward:

- Further work on industrial implementation
- Low-temperature SLID
 - Process optimization and fundamental understanding
 - New material systems (Cu–Sn–Bi and others)



Interconnection Technologies based on Metal-coated Polymer Spheres

Motivation


Electrical interconnections for demanding applications
Improved mechanical reliability Fine-pitch capability



Mechanical vibration and mechanical shock




Bending and dynamic mechanical loading




Technologies


Interconnections based on MPS




Metal-coated Polymer Sphere (MPS)




Anisotropic Conductive Adhesive (ACA) joint using MPS as conductive fillers




Isotropic Conductive Adhesive (ICA) joint using MPS as conductive fillers



MPS to replace BGA solder balls, or even completely replace solders




Bonding multiple chips with high-density interconnects to a substrate using ACA




Double-sided assembly using ACA



Flex-to-flex using ACA



Assembly for thousands of ultrasonic transducer elements using ACA, ICA



Interconnect based on a single MPS

Where are we now:







- Demonstrate interconnects with improved ductility, reduced induced stress, improved impact strength, and hence mechanical reliability
- Know-how: high-density interconnects; fine-pitch (<200 µm) to ultra fine-pitch capability (< 100 µm); bonding dies from a few mm² to >100 mm², from 700 µm to 50 µm thickness
- Applications: medical ultrasound probes, electronics in ammunition, display

Way forward:

- Further work on industrial implementation
- Demonstrate feasibility of the technologies in new applications
- Solutions for low-temperature, low-pressure, ultra-fine pitch interconnections

Towards Heterogeneous Integration

- MEMS-on-CMOS
- Chiplets integration
- 2.5D–3D integration
- Assembly of small-sized, large-sized, ultrathin dies
- Chip-scale package, chip-to-wafer, wafer-level integration



ALICE Upgrades and FCC-ee common challenges

- The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance


Target performance	ITS3	ALICE 3	FCC-ee
Position precision	5 μm	2.5 μm	3 μm
X/X ₀ per layer	0.09% (<i>average</i>) 0.07% (<i>most of active region</i>)	0.1 %	0.3 %
Power consumption	40 mW/cm ² (<i>active region</i>)	20 mW/cm ²	50 mW/cm ²
NIEL	10 ¹³ 1MeV n _{eq} /cm ²	10 ¹⁶ 1MeV n _{eq} /cm ² (<i>LOI, *</i>)	~ 6 × 10 ¹² n _{eq} /year
TID	1 Mrad	300 Mrad (<i>LOI, *</i>)	~3.4 Mrad/year
Maximum hit rate	< 10 MHz/cm ²	94 MHz/cm ²	400 MHz/cm ² (<i>*</i>)

* = being revised

ALICE Upgrades and FCC-ee common challenges

- The ALICE silicon upgrades planned for LHC LS3 and LS4 and the FCC-ee vertex and tracker detectors are targeting similar performance

ECFA Detector R&D Roadmap





Can the R&D for ITS3 and ALICE 3 serve as a stepping stone for FCC-ee vertex and tracker detectors?

From Roadmap to DRD7

DRDTs to WPs and Projects

- Seen a rich and interesting R&D program that addresses all *Detector R&D Themes* identified in the ECFA Detector R&D Roadmap



Summary

- ALICE Norway contributes to many aspects of the ALICE Collaboration programme, including core detector development, software and computing
- Strong involvement in the ongoing R&D for the LS3 upgrade:
 - FoCal
 - ITS3
- Aim at continuing working within ALICE beyond Run4 and be involved in the ALICE3 project
- Involved in DRDs

Backup

WorkPackages & Projects

High-Level Overview

WP7.1 Data density and power efficiency	PROJECTS 7.1a Silicon Photonics transceiver development 7.1b Powering next generation detector systems 7.1c Wireless Data And Power Transmission (WADAPT)	More channels More bits Less power
WP7.2 Intelligence on the detector	* 7.2b Radiation tolerant RISC-V SoC 7.2c Virtual electronic system prototyping	Programmability, modularity, configurability System-level optimization
WP7.3 4D and 5D techniques	7.3a High performance TDC and ADC blocks at ultra-low power 7.3b1 Strategies for characterizing and calibrating sources impacting time measurements 7.3b2 Timing distribution techniques	High resolution in position, time and energy System-level optimization

- For each project: Milestones and deliverables defined - currently 2024 - 2026, with perspectives beyond for most projects
- Summary table for each project in the appendix of this presentation

* Project 7.2a (e-FPGA) postponed, pending consolidation of resources

WorkPackages & Projects

High-Level Overview

WP7.4			
Extreme environments	7.4a Device modelling and development of cryogenic CMOS PDKs and IP	7.4b Radiation resistance of advanced CMOS nodes	7.4c Cooling and cooling plates <small>*Possible overlap with DRD8 to be clarified*</small>
WP7.5	Backend systems and COTS components	7.5a DAQ Overflow	7.5b From FE to BE with 100GbE
WP7.6	Complex imaging ASICs and technologies	7.6a Common access to selected imaging technologies	7.6b Shared access to 3D integration

Harsh environments
Dense heat generation and
critical extraction

DAQ platforms survey and benchmarking
Reference implementations
Simplified backends

Collaborative effort on complex technologies
Common access framework
IP blocks

- For each project: Milestones and deliverables defined - currently 2024 - 2026, with perspectives beyond for most projects
- Summary table for each project in the appendix of this presentation