

Front End Electronics for the ATLAS Muon Phase 1 Upgrade

Ven. Polychronakos Brookhaven National Laboratory

April 14, 2011 <#>



Replacement of the "Small Wheels"

- Diameter 9 m
- Currently Drift Tubes and Cathode Strip Chambers provide precision measurement
- If replaced with 8-layer Mmegas
 Detectors, would require
 ~1000 m2 of bulk detectors





The Problem with High pT Triggers



Current Endcap Trigger Only a vector BC at the Big Wheels is measured

 Momentum defined by implicit assumption that track originated at IP
 Random background tracks can easily fake this



ProposedTrigger Provide vector A at Small Wheel Powerful constraint for real tracks With pointing resolution of 1 mrad it will also improve pT resolution Currently 96% of High pT triggers have no track associated with them

U.S. ATLAS



Trigger Challenge to Electronics

	1 mrad with a lever arm of ~0.5 m requires spatial	Process/transmission	Time required (# of bunch-crossings)
		TOF to TGC	3
	resolution ~ 0.5 mm	TGC response	1
	Trigger must be deadtimeless Pipeline @ 40 MHz	ASD	1
		Cable to Patch-Panel	1
		Bunch-crossing ID and OR	2
	(includes 16 PC transit time to	Cable to Slave Board	1
		Delay Adjust	1
	counting room)	3/4 or 2/3 coincidence	3
	Must provide:	Cable to high- p_{T} coincidence	3
	□ R	Delay adjustment	1
	$\Box \Phi$	High- p_{T} coincidence matrix	4
	□ dθ	Cable to USA15 (80m)	16
	R, ϕ are the coordinates and d θ	Sector Logic processing	8
	the polar angle difference from an infinite momentum	Cable to MUCTPI (5m)	1
		Total delay sum	46BC
	track.		

Accumulated

time

1.15µs

→



Two different approaches

- MicroMegas: Take advantage of fine (0.5 mm) granularity to achieve resolution with just the address of the hit
- □ TGC: Requires position calculation by charge interpolation in order to achiev required resolution with 3 mm elements



Micromegas Case





TGC Trigger Strategy: COMPARATOR & SELECTOR to find the MAXIMUM CHARGE and its INDEX



Requires parallel output of all cha channels for further processing



- □ An effort was launched late last Summer do develop a system that:
 - □ Can be used by either mMegas or TGC detectors (most likely technologies)
 - Utilizes a peak detector and time stamp concept developed at BNL for several applications including a GEM-based TPC with similar signal processing requirements
 - □ This concept results in a data driven system with automatic zero supression
 - Simultaneous read/write with built-in Derandomizing Buffers
- □ Further design parameters
 - Able to provide Trigger Primitives for on-detector track segment finding logic
 - Built-in ADC

Block Diagram of the IC being designed

U.S. ATLAS



For TGC there will be fewer (16 or 32) channels with LVDS outputs of individual discriminators All other features remain the same RD51 – Phase 1 Muon Electronics April 14, 2011 9



Timing Diagram



40 MHz BC clock convenient for LHC but any clock can be used to related hit with trigger accept



Additional features

- 64 channels
- adj. polarity, adj. gain (0.11 to 2 pC), adj. peaking time (25-200 ns)
- derandomizing peak detection (10-bit) and time detection (1.5 ns)
- real-time event peak trigger and address
- integrated threshold with trimming, sub-threshold neighbor acquisition
- integrated pulse generator and calibration circuits
- analog monitor, channel mask, temperature sensor
- continuous measurement and readout, derandomizing FIFO
- few mW per channel, chip-to-chip (neighbor) communication, LVDS interface

U.S. ATLAS

VMM1 IC Schedule and Status

	status / notes
Analog section	completed
Peak/time detection	in progress
Common circuitry	in progress
Digital sections	
Physical layout	
Fabrication 1 st prototype	CMOS 130nm, 1.2V, MPW, by Summer 2011



RD51 – Phase 1 Muon Electronics



Test of the Concept with Existing, similar IC (developed for a GEM-based TPC)





Further Front End Card Development for prototype and future on-detector readout(U.Az)

