

Exploring the Quantum Design Space with Circuit Synthesis

Costin lancu – Lawrence Berkeley National Laboratory cciancu@lbl.gov









Team



Ed Younis



Wim Lavrijsen



Marc Davis



Mathias Weiden



Alon Kukliansky



Ji Liu



Aaron Szasz



Justin Kallor



Siyuan Niu



Roel van Beeumen



Bert de Jong

Past: Lindsay Bassman Xin-Chuan Ryan Wu (Intel) Tirthak Patel (Rice) Ethan Smith

BQSKit – Berkeley Quantum Synthesis Toolkit

Quantum "compilation" infrastructure for NISQ and FT:

- Portable across gates sets (NISQ and FT), QPU architectures
- Supports higher dimension abstractions (multi-qubit gates, qutrits etc.)
- Manipulates circuits in multiple parameterized and concrete encodings
- Provides error mitigation
- 1. Generates resource efficient circuits
- 2. Enables hardware and algorithm design exploration

https://github.com/BQSKit - 200K+ downloads

3 IEEE QCE Best Paper Awards (2020, 2021, 2022)

BesKit



Users:

- LANL
- Sandia
- ANL
- ORNL

- U Chicago
- U Kansas
- U Tokyo
- NCSU
- Duke
- CUNY

- AWS Braket
- Microsoft
- NVIDIA
- UnitaryFund
- HSBC
- ColdQuanta/Infleqtion(Superstaq)

Turn-key functionality, works "everywhere"

Python 3.8+ on Windows, Mac, Linux (from laptop to supercomputer)

Any gate set in or out, qubits, qutrits, states, many-states, unitaries (from experiment to programs)

pip install bqskit

import bqskit
out_circuit = bqskit.compile(circuit)

Configurable Compilation Workflows

```
from bqskit import Circuit
circuit = Circuit.from_file('in.qasm')
```

```
from bqskit import MachineModel
from bqskit.ir.gates import CZGate, U3Gate
gate_set = {CZGate(), U3Gate()}
model = MachineModel(64, gate_set=gate_set)
```

from bqskit import compile
out_circuit = compile(circuit, model)

out_circuit.save('out.qasm')

Turn-key (-01 .. -04):

- No user-defined rules necessary; all gates support
- Simply load a circuit, a predefined gate set, and compile to it.

Configurable:


- MachineModel (topology)
- ir.gates (gate set)
- Compile() (transformation workflow)


Berkeley Quantum Synthesis Toolkit Tutorial





github.com/bqskit/bqskit-tutorial












Numerical Instantiation with Beskit



BoSKit 11

Unitary Synthesis: Generation and Optimization


Consider tree of possible circuits that can implement an unitary

Transformation algorithm implements search on tree, instantiate at each step

- Generation: build circuits bottom-up, e.g. synthesis
- Optimization: process top-down, e.g. delete gate


Stop when finding the first "good" solution (multiobjective)


- Gate count (e.g. CNOT, Clifford+T etc.)
- Depth, gate parallelism
- Heterogenous gates mix
- Defects, patterns




Scaling With Qubits

- Unitary instantiation has width/depth limits
 - QFactor scales to 12 (+) qubits!
- Wide circuits are broken into manageable panels
 - o Each panel has an associated partitioned unitary
 - In practice, partitions/panels of 3 qubits are a good tradeoff quality vs runtime overhead






Partitioned unitaries are taken from circuit panels




B@SKit 13

Instantiation-Based Algorithms in BQSKit



Support for Circuit Verification




For our "additive error" objective functions...


- Small circuits can have their error directly calculated
- In most of our publications we target 10⁻¹⁰ instantiation verification error, most often is less
- Larger circuits can be first partitioned into large simulatable sections, then summing the section errors gives a tighter upper bound on total error

Circuit Optimization, Mapping and Transpilation (aka Topology Aware Synthesis)

Hardware is Diverse: Portability



- Each chip has a native gate set
 - Single qubit: parameterized rotations
 - Two qubit: CNOT, Syc..
- Each chip has a constrained qubit interconnection topology
 - Ring, array, tree



Resources == Performance


Number of gates and circuit depth are direct measures of performance.

Resource Optimization (gates, depth etc.)


Performance Enhancer + Capability Provider

Generating 3-qubit QFT (for Linear Architecture)

 Optimal 3-qubit QFT (analytic): 6 CNOTs



 Optimal mapping (OLSQ[2]): 9 CNOTs



Tan, B. et al, Optimal layout synthesis for quantum computing ICCAD. 2020.


B@SKit 19

 \bigcirc


1

(2)

QFT3 Synthesis and Mapping




Permutation-aware synthesis (PAS)





- 1. Generate all input-output qubit permutations
- 2. Communication "absorbed" at unitary level

Scaling: Permutation-aware Mapping (PAM)



Example: Mapping to IBM's 127-qubit Eagle Chip






CNOT reduction (MAX/AVG)

- 78% / 33% MQT (QMAP)
- 68% / 18% Qiskit
- 36% / 9% Tket
- 67% / 21% BQSKit

BOSKit 23

Mapping on a Fully-Connected (all-to-all) Device



Most compilers may not change circuit when mapping is already legal. (e.g. from restricted \rightarrow all-to-all).

BosKit 24

QUANTUM CIRCUIT OPTIMIZATION AND TRANSPILATION VIA PARAMETERIZED CIRCUIT INSTANTIATION

Scientific Achievement

Leverage parameterized circuit instantiation via numerical optimization to achieve improved circuit optimization and gate-set transpilation, leading to significant reductions in gate counts, enhanced circuit quality, and greater portability between quantum processors. Solution scales to 1000s of qubits.


Significance and Impact

Gate deletion and rule-free gate transpilation algorithms enable automatic transformations of quantum circuits between any gate-sets, eliminating the need for manual user-defined rules, greatly improving quantum program portability and reducing barriers to entry for gate-set exploration studies. All algorithms are released as part of the BQSKit code. BQSKit significantly outperforms commercial compilers (Qiskit, Cirq, Tket).


Technical Approach

- Numerical optimization of circuits is leveraged to transform circuits.
- We remove or change gates and reinstantiate the remaining to accommodate for the lost or transformed gate.
- Circuit partitioning techniques are used to scale to 1000s of qubits/qudits.

PI: Costin Iancu; Berkeley Lab POC: Ed Younis ASCR Program: AQRC (AIDE-QC) ASCR PM: Ceren Susut-Bennett Publication(s) for this work: Ed Younis, Costin Iancu. "Quantum Circuit Optimization and Transpilation via Parameterized Circuit Instantiation," IEEE International Conference on Quantum Computing and Engineering (QCE) (2022): IEEE. doi:10.1109/QCE53715.2022.00068. Code Developed or Datasets: https://github.com/bgskit/bgskit




In gate set transpilation, one native 2-qubit gate is replaced with a series of templates implemented in the new target gate set. Instantiation is used to select the shortest suitable template. Partial solutions are expressed in a combination of gate sets and globally optimized. When comparing to traditional compilers BQSKit eliminates the need for theoretical gate-per-gate decomposition rules and provide better quality circuits.



Transpilation and Gate Set Portability

Specialized algorithms for gate set transpilation, more powerful than 1-1 translation/rewriting rule in most compilers



B@SKit_26

E. Younis et al., "Quantum Circuit Optimization and Transpilation via Parameterized Circuit Instantiation," in 2022 IEEE International Conference on Quantum Computing and Engineering (QCE), IEEE, 2022

The power of circuit synthesis and instantiation comes from the ability to do **configurable** global optimization on programs

- 1. M.Davis et al., "*Towards Optimal Topology Aware Quantum Circuit Synthesis*," in 2020 IEEE QCE. (Best Paper Award)
- 2. E. Younis et al, "QFast: Conflating Search and Numerical Optimization for Scalable Quantum Circuit Synthesis," in 2021 IEEE QCE. (Best Paper Award)
- 3. E. Younis et al., "*Quantum Circuit Optimization and Transpilation via Parameterized Circuit Instantiation*," in 2022 IEEE QCE.
- 4. X.C. Wu et al, "*Reoptimization of Quantum Circuits via Hierarchical Synthesis*," in 2021 IEEE International Conference on Rebooting Computing (ICRC), IEEE, 2021
- 5. T. Patel et al, "QUEST: Systematically Approximating Quantum Circuits for Higher Output Fidelity", ASPLOS 2022
- 6. J. Liu et al, "*Tackling the Qubit Mapping Problem with Permutation-Aware Synthesis*", IEEE QCE 2023



Handling Higher Dimension Objects

(multi-qubit gates, qutrits etc.)

Alon Kukliansky et al. "*QFactor: A Domain-Specific Optimizer for Quantum Circuit Instantiation*". IEEE QCE 2023

BSKit 29

QFactor: A Domain-Specific Optimizer for Quantum Circuit Instantiation


Scientific Achievement Novel domain-specific algorithm for numerical optimization used by quantum circuit instantiation, synthesis, and compilation methods. QFactor uses a tensor network formulation together with analytic methods and an iterative local optimization algorithm to reduce the number of problem parameters.

Significance and Impact The formulation is amenable to portable parallelization across CPU and GPU architectures, challenging in general purpose optimizers (GPO). QFactor achieves exponential memory and performance savings with optimization success rates similar to GPOs. QFactor can process directly circuits with more than 12 qubits. We enable BQSKit optimizations of 100+ qubit circuits to scale out linearly with the hardware resources allocated for compilation in GPU environments.


Technical Approach

- Tensor network formulation enables the algorithm to work with whole unitaries. Drastically reduced total number of optimized parameters compared to GPOs.
- CPU-based implementation written in Rust, together with a Python implementation written using JAX , portable across CPUs and GPUs.

PI: Costin Iancu; Berkeley Lab POC: Costin Iancu ASCR Program: AQRC (AIDE-QC) ASCR PM: Ceren Susut-Bennett Publication(s) for this work: Alon Kukliansky et al. "QFactor: A Domain-Specific Optimizer for Quantum Circuit Instantiation". IEEE QCE 2023 Code Developed or Datasets: https://github.com/bgskit/bgskit




Average instantiation time normalized to QF-JAX instantiation time (left-hand side y-axis), together with normalized success rate (right-hand side y-axis), showing the strength of QF actor for larger circuits.



QFactor benefits from GPU acceleration and enables good strong scaling for compilation workflows.






Environment matrix

 $Tr(U_t^{\dagger} \cdot u_1 \cdots u_p) = Tr(\mathcal{E}_i \cdot u_k)$

BQSKit Supports Qutrits, Qudits etc.

Black Hole Information Scrambling



M.S. Blok et al. "Quantum Information Scrambling on a Superconducting Qutrit Processor". Phys. Rev. X 11, 021010, 2021

Portability and Hardware Design Studies (Quantum Roofline?)


"Where should I run my algorithm?" "How can I improve my machine?"




- 1. Gates have different expressive power
- 2. Gates have different fidelity, latency
- 3. Chips have different topology

Given optimal circuits, I can ask:






Which 2-qubit gate can provide higher fidelity?




Which 2-qubit gate can provide higher fidelity?



When do 1-q gates matter?

(independent of 2-q fidelity)



Algorithm Exploration for NISQ and Beyond

1. Circuit Approximations (Error mitigation and Performance)

- Wilson et al. "Empirical Evaluation of Circuit Approximations on Noisy Quantum Devices.", in SC 2021
- T. Patel et al, "QUEST: Systematically Approximating Quantum Circuits for Higher Output Fidelity", ASPLOS 2022


2. Discover Algorithm Generators

- M. Weiden et al, "Improving Quantum Circuit Synthesis with Machine Learning", in 2023 IEEE QCE.
- L. Bassman et al, "Constant-Depth Circuits for Free-Fermion Dynamic Simulations on Quantum Computers," Mat. Theory 6, 13 (2022)



Why Approximate Quantum Circuits?

- Approximations are built using process metrics: $|U-U'| < \varepsilon$
- The performance (resources) of a quantum program is determined by the number of gates
- Approximations can minimize the number of gates (circuit depth)
- Circuits up to 2X shorter can produce the same quality output and have better fidelity on NISQ devices
- O Circuits will run faster in FT devices



Wilson et al. "Empirical Evaluation of Circuit Approximations on Noisy Quantum Devices." International Conference for High Performance Computing, Networking, Storage, and Analysis (2021).

QuEST: Robust Generation of Quantum Circuit Approximation Using Synthesis Sampling improves fidelity

Scientific Achievement

We provide a sound and scalable method for generating circuit approximations. Approximations significantly reduce circuit depth, while providing error mitigation. **QuEst provides an orthogonal technique to randomized compiling**.

Research Details

- We use synthesis and circuit partitioning (BQSKit) for circuit generation
- We bound error theoretical upper bound on HS distance under partitioning and approximation.
- Apriori approximation selection criteria to ensures high fidelity output (triangle inequality on Hilbert-Schmidt distance, annealing)


Significance and Impact


Resource efficiency is an important measure of circuit performance. Our technique can be directly used for circuit optimization in NISQ and fault-tolerant quantum computing. In NISQ, we provide additional capability for very good error mitigation.

- We show 30%-80% depth reduction on many important algorithms
- We show fidelity improvements of 30% on noisy systems, independent of noise level
- The program output is accurate for science purposes
- Although computationally intensive, the technique scales up to high qubit counts (up 128 qubits demonstrated)


T. Patel et al, "QUEST: Systematically Approximating Quantum Circuits for Higher Output Fidelity", ASPLOS 2022

Funded by DOE ASCR AIDE-QC






BSKit 41




Depth reduction in the range of 30-90%



Depth reduction up to 85% for Heisenberg16

Variation stance 2.0							
Total Variat Distance 0.0 $0.00.0$ 0.0	4 - 2e-03 8 - 2e-07 5 - 1e-02	0 - 6e-03 5 - 1e-03 0 - 6e-02	5 - 5e-08 0 - 8e-08	5 - 9e-16 0 - 7e-08	4 - 5e-03 8 - 2e-02 6 - 7e-03 2 - 2e-02	4 - 2e-02	4 - 2e-04 8 - 2e-10
Adder Adder	Heisen. Heisen. HI,F	HLF 1 QFT 1 QFT 1	QAOA QAOA 1	Multiply Multiply 1	TFIM TFIM 1 TFIM 1 TFIM 3	VQE	ХХ

The output distance to the ground truth is good (< 10⁻²)



Approximations track the ground truth of the 4-spin Heisenberg on a quantum computer.

BosKit 42

Existing approach is empirical, we finally have a soundness and robustness proof.

Hope to answer:

" How can I relate my circuit's output to domain science expectations and constraints?"

Learning Circuit Generating Templates


"Can I discover structure in circuits without domain science knowledge?"

BosKit 44

Detecting Minimal Generating Templates


Can I predict a good ansatz for any given unitary?

- 1. Collect a large dataset of unitaries
 - Consider unitaries from partitioned circuits
 - Suite of algorithms
 - Variety of circuit widths
- 2. Enumerate a finite number of circuit templates
- 3. Try instantiating each template given each unitary




Bookit 45

Patterns Occur when Algorithms Scale



Patterns Occur When Algorithms are Composed





QFT 12 is contained in Shor 24 - QFT and IQFT appear 16 times

BSKit 47


Algorithms are Different From Random Programs

- Principal Component Analysis reveals low dimensionality of unitaries of interest 128 -> 16, 32
- Implies learning patterns in unitaries is possible





Partitioned unitaries are taken from circuit panels





PCA quantifies how much we can compress these unitaries

BoosKit 48

Learning with Unitaries

- Neural networks can learn interesting properties of partitioned unitaries
- We can train networks to predict the depth of the minimal template that implements a unitary






QSeed


A seeded synthesis algorithm that uses machine learning to predict good seed circuits

-								
	Circuit Name	Training Widths	Test Widths					
	add	17, 65	41					
	grover	-	10					
	heisenberg	4, 6, 7, 8, 16, 32, 64	5					
	hhl	8	6					
	hubbard	4, 18, 50	8					
	mult	8, 32, 64	16					
	qae	11, 33, 101	65					
	qft	3, 4, 8, 16, 32	64					
	qml	4, 25, 60, 108	128					
	qpe	6, 10, 14	18					
	shor	16, 32	64					
	tfim	3, 4, 5, 6, 7, 8, 16, 32,	64					
	vqe	12, 14	18					
	Table I: Split of circuits withheld from recommender training							
	for testing. No Grover's algorithm circuits are used in training.							




Bookit 50

Measuring Speedup and Solution Quality




3.7X Speedup: most synthesis runs require only one instantiation call




Similar solution quality: gate counts very closely match optimal implementation

Measuring Speedup and Solution Quality




Measuring Speedup and Solution Quality



Verifying Error Thresholds

Error in synthesized unitaries for test benchmarks remains low \Rightarrow These are good generators



Discovering Analytical, Scalable Circuit Generators

"Can I discover circuit, algorithm structure with domain science knowledge?"

B SKit 55

Constant-Depth Circuits for Free-Fermion Dynamic Simulations on QC

Scientific Achievement


A method for generating circuits which are constant in depth with increasing time-step, thus enabling dynamic simulations on near-term quantum computers out to arbitrarily long simulation times.

Significance and Impact

High-fidelity simulation results for long-time dynamic simulations of quantum materials can be obtained on currently available quantum computers.

N qubits in free fermion model need N(N-1) CNOTS

Bassman, Van Beeumen, Younis, Smith, Iancu, de Jong Mat. Theory 6, 13 (2022)



Comparison of simulation results and CX gate count for the TFIM and the XY model using the constant-depth circuits versus the IBM-compiled circuits.

BQSKit finds Constant-depth Circuits for Time-evolution


For one-dimensional TFXY, XY, IM and TFIM Hamiltonians of the form

$$H(t) = H_{xx} + H_{yy} + H_z(t) = -J_x \sum_{i=1}^{N-1} \sigma_i^x \sigma_{i+1}^x - J_y \sum_{i=1}^{N-1} \sigma_i^y \sigma_{i+1}^y - h_z(t) \sum_{i=1}^{N} \sigma_i^z \sigma_i^z$$

• Approx. time-evolution operator:

$$U_N(n\Delta t) = \prod_{i=1}^n e^{-i(H_{XX} + H_{YY})\Delta t} e^{-iH_Z(n\Delta t)\Delta t}$$


- Independent of timestep $t_n = n\Delta t$
- Only gate parameters change
- 1-qubit gate complexity: $\mathcal{O}(N^2)$
- CNOT gate complexity: N(N-1)




B@SKit 57


Generalization to higher Dimensions (TF)IM, (TF)XY Models

 $U(\Delta t) = e^{-i\Delta t H_{xx}} e^{-i\Delta t H_z(\Delta t)}$





$\mathcal{G} = \begin{bmatrix} e^{-i(\theta_0 + \theta_3)} \cos \frac{\theta_1 - \theta_2}{2} \\ \\ -ie^{-i(\theta_0 - \theta_3)} \sin \frac{\theta_1 - \theta_2}{2} \end{bmatrix}$	$\cos \frac{\theta_1 + \theta_2}{2} - i \sin \frac{\theta_1 + \theta_2}{2}$ $-i \sin \frac{\theta_1 + \theta_2}{2} \cos \frac{\theta_1 + \theta_2}{2}$	$\left\mathrm{i}e^{\mathrm{i}(\theta_0-\theta_3)}\sin\frac{\theta_1-\theta_2}{2}\right]$ $e^{\mathrm{i}(\theta_0+\theta_3)}\cos\frac{\theta_1-\theta_2}{2}\right]$
$ \begin{bmatrix} G \\ - \end{bmatrix}_{r} = \frac{- \begin{bmatrix} R_{z}(\theta_{0}) \end{bmatrix}_{r} \\ - \begin{bmatrix} R_{z}(\theta_{0}) \end{bmatrix}_{r} \\ R_{x}} $	$(\pi/2) \bullet R_x(\theta_1) \bullet R$ $(\pi/2) \bullet R_z(\theta_2) \bullet R$	$\frac{1}{x(-\pi/2)} - \frac{R_z(\theta_3)}{R_z(\theta_3)} - \frac{1}{R_z(\theta_3)} $
G		



Constant Depth O(q²)



BQSKit is useful during NISQ and Beyond

- Resource efficacy == Performance == Capability
 - Optimization
 - Transpilation
 - Mixed radix primitive support
 - Clifford + T support
- Hardware design exploration
- Algorithm design and generation exploration
- Mid-measurement, DQC ... published soon

Open Problems

- 1. Domain science benchmark specifications (e.g. what error can I tolerate? ..)
 - Domain constraints may inform compilation
 - What does this benchmark do?
 - How to encode into programs/circuits?
- 2. Scalable circuit generation from domain science specification
 - Try generating a > 2048 qubit QFT..
 - Algorithms may not parallelize
 - Numerical stability problems may lead to **approximations**, circuit errors
- 3. It might take a data center to compile a big program

Acknowledgements: DOE ASCR, NERSC

Thank You!

cciancu@lbl.gov







bqskit.lbl.gov

B@SKit 62

QFactor – Circuit Tensor Initialization









Remove gate by applying inverse on right





Remove gate by applying inverse on right Find optimal new value






Put the optimized gate back on the left, keeping the cost function trace value

$$Tr(U_t^{\dagger} \cdot u_1 \cdots u_p) = Tr(u_p \cdot U_t^{\dagger} \cdot u_1 \cdots u_{p-1})$$


B@SKit₇₀



After finishing one sweep, repeat in reverse order



QFactor – Local Optimization



$$Tr(U_t^{\dagger} \cdot u_1 \cdots u_p) = Tr(U_k \cdot u_k)$$

