

DRAFT


# Wishlist future ASIC

Ad-hoc draft for suggestions  
towards a common ASIC for gas detectors

Please send suggestions **before** the Wednesday 6 Dec WG5 meeting

Task	Performance goal	Comments	Possible deliverables next 3-5 y
<b>(Muon systems)</b> New front end electronics	<ul style="list-style-type: none"> <li>- 1 fC threshold</li> <li>- Geometrical avalanche quenching</li> <li>- High sensitivity electronics and new detector structures to achieve stable and efficient operation (rate, occupancy) up to O(MHz/cm<sup>2</sup>)</li> </ul>	<ul style="list-style-type: none"> <li>- Study of the integration of the FE electronics in the detector Faraday cage</li> <li>- Study of the integration of electronics and readout PCB</li> </ul>	<ul style="list-style-type: none"> <li>- Conceptual electronics design based on gas detector simulation and experimental measurements</li> <li>- Development and test of a front-end prototype</li> </ul>
<b>(Large-volume drift chambers)</b> Front-end ASIC for cluster counting	<ul style="list-style-type: none"> <li>- High bandwidth</li> <li>- High gain</li> <li>- Low power</li> <li>- Low mass</li> </ul>	achieve efficient cluster counting and cluster timing performances	full design, construction and test of a first prototype of the front-end ASIC for cluster counting
<b>(Straw chamber)</b> Electronic readout, ASIC	<ul style="list-style-type: none"> <li>- Time readout with sub-ns precision</li> <li>- Leading edge and trailing edge time readout</li> </ul>	<ul style="list-style-type: none"> <li>- Dedicated R&amp;D on ASIC</li> </ul>	<ul style="list-style-type: none"> <li>- ASIC</li> <li>- Readout system</li> </ul>
<b>(Time Projection Chambers)</b> Low-power FEE	<ul style="list-style-type: none"> <li>• &lt; 5 mW/ch for &gt;1e6 pad TPC</li> <li>- ASIC development in 65 nm CMOS</li> </ul>	<ul style="list-style-type: none"> <li>• continuous vs. pulsed</li> </ul>	<ul style="list-style-type: none"> <li>- Present stable operation of a multi-channel TPC prototype with a low-power ASIC</li> </ul>
<b>(Gaseous photon detectors)</b> FEE	<ul style="list-style-type: none"> <li>- High input C</li> <li>- Low noise</li> <li>- large dynamic range</li> </ul>	<ul style="list-style-type: none"> <li>•</li> </ul>	<ul style="list-style-type: none"> <li>- present an ASIC concept/prototype</li> </ul>
<b>(Gaseous timing detectors)</b> Low-noise FEE	<ul style="list-style-type: none"> <li>- High input C</li> <li>- large dynamic range</li> <li>- Fast rise time</li> <li>- sensitivity to small charge</li> <li>- Low noise</li> </ul>	<ul style="list-style-type: none"> <li>•</li> </ul>	Define an ASIC

# Higher dynamic range



$$Q_{in \max} = V_{cc}[V] / \text{gain}$$

$$\Rightarrow 62 \text{ fC} @ 16\text{mV/fC}$$

.....

$$\Rightarrow 1 \text{ pC} @ 1\text{mV/fC}$$

$$\Rightarrow 2 \text{ pC} @ 0.5\text{mV/fC}$$

increase  $V_{cc}$  for preamps ?

dual gain:  $Q_{in} \rightarrow$  2 channels with  $\text{gain}_1/\text{gain}_2 = 4, 8, 16$

logarithmic or dual-slope preamp

....

## Higher rates, less deadtime

interleaved SAR ADC blocks 10 or 12 bit ?

.....

## Higher spark immunity

add integrated TVS to inputs

use newer input MOS technologies

add fast common-mode stabilizer to preamp inputs

.....

## More flexible ASIC parameter Controls

add selective I2C register access


## Faster and slower peaking times

16 ns ... 400ns

## picoSeC Ion tail cutter

auto-reset CSA at 1<sup>st</sup> peak

## Enhance peakfinder-only mode by adding 10-MHz trailing samples



## Add simple Fast OR ( threshold) output

32ch or 16 ch ?

## Preamp gain settings

settable per channel  
power of 2 increase