Programmable Logic for Future Frontends

FPGA goes System on Chip

100					DISPLAYPORT
QUAD-CO ARM® CORTEX™-	QUAD-CORE	MEMORY		ARM®	USB 3.0
	ORTEXTH -A53	53 SUBSYSTEM	MALI [™] -400MP ²		SATA
					PCIe® GEN2
(Teners	******	New Contraction of the	formational and		GIGE
100	DUAL-CORE ARM® CORTEX TM -R5F				CAN
1000		PLATFORM	CONFIG	SYSTEM	SIM
C C		UNIT	SECURITY	FUNCTIONS	SD/eMMC
2002					NAND
PROGRAMMABLE LOGIC			ULTRARAM		VIDEO CODEC
16G & 33G TRANSCEIVERS		PCIe [®] GEN4	100G ET	HERNET 1	50G INTERLAKE



- Integration of various ARM Cortex CPU cores as hard blocks alongside with programmable logic
- Initially the target was low cost application, with relatively small FPGA devices. Now top-of-the-line FPGAs implement CPU cores, network-on-chip, etc.
- The CPU cores may be operated as bear metal or running Linux/RTOS
- The programmable logic usually implements peripherals of CPUs or acceleration engine, but it may implement standalone functionality as well

FPGA goes Arduino



- There is a broad range of relatively low cost boards that mimic the established Arduino or RaspberryPi form factors
- Development may use less specific C or micropython programming framework; custom programmable logic cores still need HDL coding

FPGA goes Python

[1]: from pynq.overlays.base import BaseOverlay base_overlay = BaseOverlay("base.bit")





See below for a breakdown of the code.

In []:

import pynq
import numpy as np

program the device
ol = pynq.Overlay("intro.xclbin")
vadd = ol.vadd_1

allocate buffers
size = 1024*1024
in1_vadd = pynq.allocate((1024, 1024), np.uint32)
in2_vadd = pynq.allocate((1024, 1024), np.uint32)
out = pynq.allocate((1024, 1024), np.uint32)

initialize input
in1_vadd[:] = np.random.randint(low=0, high=100, size=(1024, 1024), dtype=np.uint32)
in2_vadd[:] = 200

send data to the device in1_vadd.sync_to_device() in2_vadd.sync_to_device()

call kernel
vadd.call(in1_vadd, in2_vadd, out, size)



- Full FPGA System on Module, including RAM, PLLs, ETH Phy, power regulators, etc.
- Large choice of devices: SOCs or pure FPGAs, high or low cost,...
- There is no common form factor among vendors

FPGA goes heterogenous



FPGA goes A.I./Vector Processor

Al Engine Balanced for ML/DSP Workloads AI Engine-ML Targeting ML-Focused Applications







FPGA goes Hardware Accelerator

FPGA vs GPU



Double Performance / Watt / \$ vs Nvidia Flagship AI Cards



Project Athena - XRT integration Docker Xilinx Runtime (XRT) : AMD library and driver for Athena software - FPGA interaction. Algo 1 ... Algo n Done so far : AthXRT Athena Service Minimal AthXRT service, allowing to program a XRT bitstream from Athena User Space : libxrt + tools Library & tools Custom docker image was required to add XRT to Athena build environnement Kernel drivers Linux PCIe Drivers PoC presented at <u>HCAF</u> UltraScale PCIe Versal PCIe Alveo Device Alveo Device Intentions : Standard and ML algorithms acceleration on FPGA from Athena Prototyping / evaluation of L0 algorithms in Athena? link



void foo(int data_in[N], int scale, int data_out1[N], int data_out2[N]) {
 int temp1[N];

loop_1: for(int i = 0; i < N; i++) {
 #pragma HLS unroll region
 temp1[i] = data_in[i] * scale;
 loop_2: for(int j = 0; j < N; j++) {
 data_out1[j] = temp1[j] * 123;
 }
 loop_3: for(int k = 0; k < N; k++) {
 data_out2[k] = temp1[k] * 456;
 }
}</pre>



- Provides C++ to RTL code translation (Verilog/VHDL)
- Far more C++ developers out there than Verilog/VHDL
- Complex designs can be
- Most vendors (AMD, Intel,..) support HLS as development language
- Actual HLS implementation is not always consistent among vendors (sometimes also between tool versions also)
- Trully



FPGA goes RDMA, TCP/IP



- <u>Coyote</u> Framework providing operating system abstractions and a range of shared networking (*RDMA, TCP/IP*) developed at ETH Zurich using *HLS* & *Verilog*
- DAQ-oriented FPGA-RDMA optimizations over 100Gb Ethernet Switched fabric @ IFIN-HH and Nickef
 - Data stream is sent directly to DAQ Computer RAM memory, without intervention of CPU.
 - Data can also be streamed directly to SSD via memory virtualization (further development needed)

FPGA goes TBps



- High-end FPGA devices implement hard blocks for:
 - 100/400/600 GbEth
 - Gen4/Gen5 PCle
 - Interlaken
 - etc.



- Integrates ADCs and DACs up to 10 64 GSPS with 8 64 GHz bandwidth and 10-14 bit
- Primarily targeting RF applications

Thank You