### Introduction to Electronics for Particle Physics Experiments

Kostas Kloukinas CERN Electronics System for Experiments group Microelectronics section





# 🕅 Μέθοδοι της Σωματιδιακής Φυσικής



Τα Σωματίδια συγκρούονται με ταχύτητες παραπλήσιες με αυτή του φωτός με αποτέλεσμα την παραγωγή νέων σωματιδίων. Η διαδικασία αυτή δίνει πληροφορίες για τους μηχανισμούς αλληλεπίδρασης των σωματιδίων και και τους θεμελιώδης φυσικούς νόμους που τα διέπουν.





# Συλλογή & Επεξεργασία Δεδομένων

- 40\*10<sup>6</sup> φωτογραφίες το δευτερόλεπτο
- 20 συγκρούσεις ανά φωτογραφία
- Το <u>πρώτο φιλτράρισμα</u> των μετρήσεων γίνεται στους ανιχνευτές δίνοντας 100\*10<sup>3</sup> φωτογραφίες ανά δευτερόλεπτο
- Το δεύτερο φιλτράρισμα των μετρήσεων γίνεται από συστοιχίες υπολογιστών δίνοντας 1 φωτογραφία ανά δευτερόλεπτο για εγγραφή και μετέπειτα ανάλυση
- Τα πειράματα του LHC παράγουν 10-15 Petabytes δεδομένων κάθε χρόνο (20 εκατομμύρια CDs!)



## 🕅 Παγκόσμιο Υπολογιστικό Δίκτυο

#### The Worldwide LHC Computing Grid





**On-detector ASIC** 

### CMS experiment at the LHC accelerator at CERN



## 🕅 ASICs στη Φυσική Υψηλών Ενεργειών

- ASIC Application-Specific Integrated Circuits
  Ολοκληρωμένα Κυκλώματα εξειδικευμένης εφαρμογής
- Ιδιαίτερα εξειδικευμένες λειτουργίες
  - Ειδικές τεχνικές επεξεργασίας σήματος
  - Υψηλή ανάλυση και μεγάλο δυναμικό εύρος
- Πολύ μεγάλος αριθμός καναλιών ανάγνωσης
  - Χαμηλή κατανάλωση ενέργειας
- Περιβάλλον έντονης ακτινοβολίας
  - TID (Total Ionizing Dose) of 500 Mrads up to 1 Grad
    - Space applications requirements: up to 200 Krads
  - SEE (Single Event Effects)
    - Particle fluence ~10<sup>15</sup> cm<sup>-2</sup> (inner tracker layers)

# Silicon Strip Detector electronics

#### Silicon-strip detector



# Silicon Strip Detector electronics

#### Silicon-strip detector





#### ASIC (Application Specific Integrated Circuits)



## Sensor modules with ASICs















Velopix readout ASIC



first data with proton beam over GWT link



test setup with beam window





flip-chip bump bonding

CMOS p

object to image

### Pixel Sensors in Medical Imaging

### New X-ray technology produces striking 3D images in full colour

A new medical imaging device uses technology developed by particle physicists to produce full colour, 3D images of the human body.

A hybrid detector capable of counting each individual particle hitting the pixels and measure its energy.



X-ray source

X-rays

ingle pixel

semiconductor

Pixelated 300 µm thick Si detector chip (256 x 256 pixels, 55 µm pitch)





### Electromagnetic Calorimeter electronics



- Primary photoelectrons accelerated in electric field → avalanche
- Generated charge is proportional to deposited energy

Kostas.Kloukinas@cern.ch

17

80. OmV

DC

Edge

## Some examples of ASICs in CMS







# CMS Phase-2 upgrade challenges

### • LHC $\rightarrow$ HL-LHC: sustained luminosity of 5x10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup>

- From 20  $\rightarrow$  200 pileup events per BX
- µ, e and jets at exceedingly high rates
  - Increasing thresholds would affect physics performance
  - Performance of algorithms degrades with increasing pile-up

### Track Triggering

- Add tracking information to the Level-1 trigger decision to keep trigger rate at an acceptable level
  - Trigger Rate 100 kHz → 750kHz
  - Trigger Latency 3.2 µs → 12.5 µs

### Outer Tracker modules with p<sub>T</sub> discrimination

- Reject locally signals from low-p<sub>T</sub> particles (< 2Gev)</li>
- Reduce data volume by one order of magnitude making transmission feasible for the available power budget
- Simplify track finding algorithms





### Intelligent particle tracking system



3.8T provided by the superconducting solenoid

- The CMS OT detector working principle of  $p_T$  discrimination
  - Exploit the strong magnetic field of CMS
  - Correlate signals between two closely spaced sensors to identify "stubs"
  - Stubs defined as a track coordinate + angle based on tracking window on parallel sensor
  - Transmit stub coordinates and momentum instead of a multiplicity of hits

Phase 2 CMS Outer Tracker



[1] CMS collaboration. "The phase-2 upgrade of the CMS tracker." CMS-TDR-014 (2017).

[2] Abbaneo, Duccio. "Upgrade of the CMS Tracker with tracking trigger." Journal of Instrumentation 6.12 (2011): C12065.

## SSA analog front-end architecture



- Schematic design of the analog channel
  - Preamp: regulated cascode transimpedance amplifier
  - **Booster**: class AB buffer with active feedback for overshoot attenuation
  - 3 stage discriminator, folded cascode with resistive feedback (Discriminator for HIPs not shown)

#### **Design parameters**

Peaking time:	17 ns
Gain:	60 mV/fC
GBP:	2.7 GHz
ENC (5 pF input):	< 800 e⁻
Max consumption:	250 µA

## MPA analog front-end architecture



#### Preamplifier

Transimpedance Preamplifier with Krummenacher feedback leakage current compensation for n<sup>+</sup> on p<sup>-</sup> detectors

#### Shaper

Single-ended to differential folded cascode stage with resistive load

#### Discriminator

- PMOS folded cascode input
- Swing limiter based on PMOS working in diode configuration
- Second stage with hysteresis (6mV)

Designer: Jan Kaplon

## MPA-SSA Readout Concept



#### 26

#### **Design Teams**

- **CERN** (MPA, SSA, CIC)
  - Alessandro Caratelli
  - Davide Ceresa
  - Jan Kaplon
  - **Gianmario Bergamin**
  - Kostas Kloukinas
  - Simone Scarfi

#### Lyon IPNL/IN2P3 (cic)

Sebastian Viret

#### Challenging project

- Interoperability and event-by-event synchronization of all ASICs
- MPA ASIC design challenges due to large die size
- Low Power consumption









<u>Two full mask-set Engineering Runs on a 9-metal 65nm bulk CMOS process</u>

0

- Prototype designs were tested
  - at die-on-board assemblies using custom made (FPGA based) test benches
  - at wafer level using a probe station at CERN
- Test routines include:
  - Scan-chain test for production defects
  - Functional test of digital circuits
- Analog bias parameter caracterization
  - Front-end caracterization
- Noise analysis
  - Serial ID and trimming in e-fuses









#### MOSFET : Metal Oxide Field Effect Transistor





NMOS FET as an <u>amplifier</u> in Analog circuits





NMOS FET as a switch in Digital circuits







#### Basic CMOS Logic Gates and their truth table







L

н

н | н

н | н

L

ΗL

н



CMOS AND



Vdd

Basic CMOS Logic Gate Symbols



## Logic Gate Circuit examples



Binary to 7-segment display decoder



4-bit Adder with fast carry

# ASIC design in HEP community





### Semiconductor Manufacturing Process Flow Chart



## Feature Size and Process Node

#### Feature Size measured in Nanometers

The size of the features (the elements that make up the transistors) are measured in nanometers Historically, the feature size referred to the <u>length of</u> <u>the silicon channel</u> between source and drain in fieldeffect transistors. Today, the feature size is typically the smallest element in the transistor.

A 25 nm process technology refers to features 25 nm or 0.025  $\mu$ m in size. Also called a "technology node" and "process node".







### Moore's Law: The number of transistors on microchips doubles every two years Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Transistor count 50.000.000.000 GC2 IPU OAMD Epyc Rome 72-core Xeon Phi Centriq 2400 SPARC M7 AWS Graviton2 IBM z13 Storage Controlle 10,000,000,000 5.000.000.000 Xbox One Dual-core Itaniu 1,000,000,000 500.000.000 Itanium 2 Madison 6M 📀 Itanium 2 McKinley Duo Wolfdale 3M Core 2 Duo Allendale entium 4 Cedar Mill 100,000,000 AMD K8🗇 🍳 50.000.000 Pentium 4 Northwoo Barton Atom Pentium 4 Willamette 🚸 🍫 8 **ARM** Cortex-A9 Pentium III Coppermine 10.000.000 5.000.000 1,000,000 500,000 TI Explorer's 32-bit ARM700 Motorola 68020 100,000 ARM Motorola 68000 50.000 Intel 80186 ARM 6 Intel 8086 🔷 OARM 2 • 10,000 TMS 1000 Zilog Z80 The observation is named after Gordon Moore, RCA 1802 5.000 tel 8085 Intel 8008 the co-founder of Fairchild Semiconductor and Intel ۰ Motorola MOS Technology 6800 Intel 4004 1.000 2992 2992 2976 2978 1980 2996 2998 2000 2002 197A 2006 2970 2000 2972 2004 2982 198A 1986, 988, 990 2010 Year in which the microchip was first introduced Data source: Wikipedia (wikipedia.org/wiki/Transistor\_count) OurWorldinData.org - Research and data to make progress against the world's largest problems. Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

#### 28/08/2024





## CMOS Photomask Lithography













### Complementary Metal Oxide Semiconductor



FIGURE 1.37 Cross-sections while manufacturing polysilicon and n-diffusion















## ASIC development costs



Chip Design and Manufacturing Cost under Different Process Nodes: Data Source from IBS\*

the increase of design cost for each generation technology has exceeded 50% after 22 nm process, including EDA, design verification, IP core, tape-out, and so forth.

<sup>\*</sup> According to the survey from the International Business Strategy Corporation (IBS),





#### Source: WSTS and SIA analysis

[1] McKinsey & Company. <u>The semiconductor decade: A trillion-dollar industry</u>. April 1, 2022.



- Application-specific integrated circuits (ASICs) are the enabling technology for many complex detector systems
  - Customised electronic circuits for a well-defined application
  - Typically manufactured in CMOS processes

#### Pros of ASICs

- **Optimised** for demanding requirements: size, power, functions, performance,...
- **Miniaturised**, ideal for high density HEP (large number of channels)
- High **quality with low unit cost** on large scale
- Radiation hardness using commercial processes
- Cons of ASICs
  - Big development investment required in both time and cost increasing as functionality (= complexity) increases
  - **Unchangeable** once complete, unless a lot of flexibility is built-in(adds complexity)
  - **Substantial design and evaluation** requiring specialist skills (industry pays well!)







29/10/2016



29/10/2016

Kostas.Kloukinas@cern.ch



### Single Event Effects - example



### SRAM cell (pass gates missing)

1) initial state : A=VDD, B=GND

2) charge deposited at drain of M1

- 3) transient current changes temporary the state of node A (VDD-> GND)
- 4) before the desposited charge is evacuated, the second inverter (M3-M4) switches (node B GND->VDD)
- 5) The change of node B enforces the wrong state at node A -> the error is latched into the memory cell

How much charge is needed to flip the value?

Szymon.Kulis@cern.ch

TMRG

