



TCAD simulation of 4H-SiC LGADs

<u>Philipp Gaggl</u>, Andreas Gsponer, Jürgen Burin, Simon Waid, Richard Thalmeier, Giulio Pellegrini, Joan Marc Rafí, and Thomas Bergauer <u>philipp.gaggl@oeaw.ac.at</u>

43rd RD50 Workshop 29th November 2023







- Short recap
- New UV-TCT measurements
 - On irradiated planar samples
 - > 100 % CCE in forward bias
 - Dependence on injected power density
- TCAD simulation of 4H-SiC LGADs

Short recap from last RD50 [1]



- Measurements on planar 4H-SiC (CNM) samples:
 - IV
 - CV
 - CCE
- Implemented SYNOPSYS simulation frame for 4H-SiC
 - Higher floating points accuracy
 - Adapted solver settings
 - Physical model parameters
- Agreement between simulations and experiments
- Current 4HSiC wafer-run:
 - Detectors, MOSCAPs, MOSFETs, Gate controlled diodes, Test structures...
 - Scheduled for mid-February (more from Thomas...)





UV-TCT in forward bias



- Continuation of results presented by A. Gsponer at 42nd RD50 [3]
- Neutron-irradiated samples
- Observed a CCE > 100% in forward bias for irradiated diodes [3, 4]
- Also seen in TPA-TCT [5]
- New investigations with samples without metallization
- Vary voltage, laser focus and repetition rate
- Measurement using Cividec Cx-L CSA







 In forward bias, CCE increase strongly correlates with laser focus

AUSTRIAN

CADEMY OF

- For sufficiently de-focused laser: Saturation of collected charge
- Exponential increase with voltage in best focus





CCE vs Laser Repetition Rate



- Laser repetition rate : #triggers/s
- If defocused : Collected charge independent of repetition rate
- At best focus: Logarithmic increase of charge
- Current hypothesis:
 - SiC epi becomes intrinsic due to traps
 → high resistivity
 - Increase of free charge carriers via UV-TCT decreases resistivity
 - Transient forward current is integrated as "signal"

270 V forward bias, $5 \times 10^{14} n_{eq}$ /cm²



AUSTRIAN ACADEMY OF SCIENCES

CCE Curves Focused/Defocused



- With sufficiently defocused laser, exponential increase of the CCE in forward bias can be avoided
- To-do: Reproduce CCE-curves and behavior in-focus via TCAD simulations





4H-SiC LGAD - principle

- 4H-SiC drawback: High ionization energy & small epi-thickness
 → Small signal (especially for MIPs)
- Solution: Low Gain Avalanche Diode
- High field region at implant through "gain-layer"
- Carrier multiplication via impact ionization ightarrow gain
- Contrary to Si: $\alpha_{holes} > \alpha_{electrons}$
 - \rightarrow P-in-N design (higher quality for n-epi available)
 - \rightarrow Good timing performance (fast drift of electrons from gain to bottom)
- Amplification very sensitive to sensor design!!!
 → TCAD simulations to determine optimal design



4H-SiC LGAD simulation

- "Non-buried" gain layer → no worries what happens above gain layer in production [1]
- TCAD (SYNOPSYS) simulation setup:
 - 2D (Quasi 1D), PiN-diode to determine gain
 - Ideal doping (box profiles)
 - IV/CV up to 1000 V reverse bias
 - Transient pulse simulation (10 V steps) using *Heavylon*
 - Impact ionization model: Okuto
 - Included models: SRH, N-dopant energy split, anisotropy, bandgap-narrowing, incomplete ionization
- Constraints:

ADEMY OF

- $Epi \leq 50 \ \mu m \rightarrow limitation, costs$
- Gain layer thickness \ge 2 μ m \rightarrow Mitigate manufacturing uncertainties
- Gain layer doping $\geq 5 \cdot 10^{16} \rightarrow$ Mitigate manufacturing uncertainties







1st iteration: Full depletion



- Favorable:
 - V_{dep} < 600 V
- Gain layer increases full depletion voltage
- 50 μ m planar diode \approx 350 V
- Take away:
 - Epi < 50 μm
 - Gain layer thickness < 3 μ m





1st iteration: Maximal gain



- Favorable:
 - 2 < gain < 100
 - No breakdown at 1000 V bias
- Gain is very sensitive to variations in the gain layer
- Take away:
 - Epi < 50 μm
 - Gain layer thickness < 3 μm



11



1st iteration: Gain curves



- Thinner sensors show steeper gain curves due to earlier full depletion
- Take away:
 - Thinner sensors are risky, as, uncertainties of manufacturing could render them unusable
 - Thicker sensors are harder to deplete
 - <u>Compromise:</u> <u>Sensor thickness: 30 μm</u>





Analytic prediction model



- Simple analytical model for (non buried gain) LGADs
- Constrain design parameter space before time consuming simulations

•
$$V_{dep_gain} = \frac{qN_{implant}N_{gain}t_{gain}^2}{2\epsilon(N_{implant}+N_{gain})} - V_{bi}$$

•
$$V_{dep_full} = V_{dep_gain} + \frac{qN_{implant}N_{epi}t_{epi}^2}{2\epsilon(N_{implant}N_{epi})} - V_{bi}$$

•
$$E_{max} = q \, \frac{t_{dep} N_A N_D}{\epsilon (N_A N_A)}$$
 (simple case)

- Use simulation results to couple minimal/maximal gain to maximal electric field
- Approximation: Uniform implant profile of certain dimension



Analytic prediction model



- Use simulation results to feed & check analytical model
 - Gain depletion
 - Full depletion
 - Gain









valid designs



Analytical: Acceptable design - 30 μm sensor (gain_{min}: 2, gain_{max}: 100 V_{dep}<600 V)



AUSTRIAN ACADEMY OF SCIENCES

Potential 4H-SiC LGAD wafer-run





Specification	Target	Error
Sensor thickness	30 µm	-
Gain layer thickness	2.5 μm	0.2 µm
Gain layer doping	7.25·10 ¹⁶ cm ⁻³	10 %

- Provided uncertainties of potential manufacturer cover most of the acceptable parameter space
- Multiple wafers with slight doping variations planned to increase chance of success
- Additional finer simulations (2nd iteration):
 - Finer grid
 - Reproduce measured dark currents (≈ pA)
 - Heavylon energy deposition = 1 MIP



2nd iteration: IV



- Dark current increases with gain
- Only one combination breaks down
 (2.7 μm & 8·10¹⁶ cm⁻³)
- Simulated dark current levels well below nA





2nd iteration: CV



- Full depletion voltage increases with gain layer thickness and doping
- Acceptable for all combinations:
 - Min ≈ 380 V
 - Max ≈ 520 V
- Gain depletion at minimum 250 V





2nd iteration: Gain



- Compared to 500 V PiN
- No stable gain > 20
- Several combinations only offer small gain
- Potential gain: 2 20
- Higher gain would require thinner and higher doped sensors (No pain no gain?)







- [1]: P. Gaggl, "Improving TCAD simulation of 4H silicon carbide particle detectors", presented at the 42nd RD50 Workshop, Tivat, Montenegro, 20.06.2023, https://indico.cern.ch/event/1270076/contributions/5450202/
- [2]: Information from G. Pellegrini, IMB-CNM-CSIC

AUSTRIAN CADEMY OF

- [3]: A. Gsponer, "Investigation of neutron-irradiated 4H-SiC p-in-n Diodes in forward and reverse Bias," presented at the 42nd RD50 Workshop, Tivat, Montenegro, 20.06.2023, https://indico.cern.ch/event/1270076/contributions/5450198/
- [4]: A. Gsponer, et. al. "Neutron Radiation induced Effects in 4H-SiC PiN Diodes.", submitted to JINST, Oct. 03, 2023. arXiv: http://arxiv.org/abs/2310.02047
- [5]: E. Currás et al., Radiation tolerance study of neutron-irradiated SiC pn planar diodes, 18th "Trento" Workshop, Trento, Italy, 28 February–2 March 2023, https://indico.cern.ch/event/1223972/contributions/5262058/



AUSTRIAN ACADEMY OF

SCIENCES



BACKUP



SiC Samples



- 4H-SiC p-in-n Diodes from Run 13575 of CNM Barcelona [2]
- 3 x 3 mm² active area, 50 μm epi
- Full depletion voltage : 300-400 V, C_{det} = 18 pF
- Neutron irradiated (5 $\cdot 10^{14} 1 \cdot 10^{16} \; n_{eq}$) at ATI Vienna
- Characterization after neutron irradiation







AUSTRIAN CADEMY OF SCIENCES



CCE vs Voltage (focused/defocused)

Observed a CCE > 100% in forward bias for irradiated diodes [3, 4]



43rd RD50 Workshop





Different impact ionization models deliver different results ٠



Impact ionization model comparison: 50 um epi, 6.5e16 gain doping



Potential N-dopant diffusion







Potential N-dopant diffusion



 CV-measurements indicated high doping near buffer layer

ADEMY OF

- Unknown if diffusing from substrate or buffer
- SIMS measurements confirm this
- Can have huge influence especially for thinner samples
- Similar effect possible above (and beyond) a gain layer







43rd RD50 Workshop

26

W ALSTEIN ACADEMY OF SYNOPSYS-HeavyIon: Mesh dependencies

• The mesh influences the accuracy of deposited charges by the Heavylon model!!!









- The mesh influences the accuracy of deposited charges by the Heavylon model!!!
- Deposition is non-instant (Gaussian time distribution) and lateral distributed

1D-structure



1 mesh point

- R(w, I) becomes constant!!!
- BUT: Norm factor includes w t!!!
- Deposited charge scales with w_t for constant LET!!!

2D-structure



2D-structure



- be inside mesh point (no border)
- σ_{Gauss} needs to be small enough



Simulations – Transient pulses

- Transient pulse simulations are crucial to model and compare the detector response
- *Heavylon* option in SENTAURUS

ADEMY OF

- Deposits a given amount of energy across a specified particle path
- Not instantly, but over very short time (s_hi)
- Load fields from quasistationary simulation over reverse bias
- "Empty" transient simulation before energy deposition necessary to numerically stabilize the current



- Philipp Gaggl

43rd RD50 Workshop

Simulations – Transient pulses

29

- Performed charge collection measurements using multiple signal sources
- Also on neutron irradiated devices with fluxes (5·10⁻¹⁴ n_{eq}cm⁻² - 1·10⁻¹⁶ n_{eq}cm⁻²)
- α particles (²⁴¹Am)
 Proton beam (62.4 MeV)
 UV-Laser (TCT)

ADEMY OF

- Comparison with several simulation software for cross-checking
- Simulation results agree very well in the unirradiated case

Unirradiated 4HSiC-diode (CNM) Simulated and measured charge collection efficiency (CCE)







Analytic model – Depletion check



Full depletion voltage for varying epi/gain-layer thickness



Analytic model – E-field check





USTRIAN

CADEMY OF



Analytic prediction model



Set a target depending on predictions





2nd iteration: Full depletion voltage

 Full depletion voltage acceptable for all combinations:

AUSTRIAN

CADEMY OF

- Min ≈ 380 V
- Max ≈ 520 V
- Gain depletion at minimum 250 V





Wafer-run: Status



- Completed:
 - 25 / 58 stages (large delay for the implantation, external company)
 - Photolithography P-DIFF
 - Ion Implantation
 - Thermal Oxidation
 - Dry Etching
 - Oxide Deposition
- To do:
 - Windows opening
 - Metallization
 - Passivation





Formation of defects on all wafers after ion implantation and activation. Mainly localized at wafer-edges [2]

Completion expected mid February 2024