# CEPC Silicon Strip Outer Tracker

Xin Shi with input from China ATLAS ITK Team

18 January 2024

IAS Program on High Energy Physics (HEP 2024)

### **Outline**

- Physics requirements
- Baseline Design from CDR
- Major components
	- Silicon Strip Sensor
	- Readout electronics
	- Mechanics and integration
- Roadmap towards TDR





# Physics requirements from CDR

#### • **Tracking performance**

- reconstruction efficiency > 99% for 1GeV tracks
- momentum resolution  $\sim$  per mille

#### • **Lepton ID**

- ID efficiency  $> 99\%$
- mis-ID rate < 2% for >5GeV isolated leptons
- **Charged kaon ID**: efficiency and purity > 90%
- **Jet and missing energy**: BMR < 4%
- **Flavor tagging**:
	- b-jet tagging efficiency and purity  $> 80\%$
	- c-jet tagging efficiency and purity  $> 60\%$

# Tracking Requirement

- The CEPC detector should have excellent track finding efficiency and momentum resolution
- Expected energy and polar angle distributions of charged particles from the leading SM processes at the Higgs factory operation
	- Wide range cover of energy spectra
- Track finding efficiency better than 99% is required
- Large solid angle coverage essential  $(|\cos(\theta))| = 0.99$ 
	- for large acceptance and
	- for separation of different processes





# Baseline Design from CDR

- Silicon External Tracker (SET)
	- Helps in extrapolating from TPC/DCH to Calorimeter
	- Provides hit time-stamps for bunch crossing separation
- Endcap Tracking Detector (ETD)
	- Improves reconstruction with reduced path in TPC/DCH







# Components of SET and ETD with microstrip

- Sensor
	- Microstrip sensors with detection area of  $10x10$  cm<sup>2</sup>, 50 $\mu$ m pitch, 200 $\mu$ m thickness
	- Two back-to-back single-sided microstrips with 7° stereo angle
- Readout electronics
	- Custom designed ASICs with deep sub-micron CMOS technology
	- ADC, zero suppression, sparsification, and possible time stamping
- Power and cooling
	- DC-DC converter to reduce material and power dissipation in delivery system
	- Forced cooling gas flow to provide sufficient head reduction for sensors and electronics
- Mechanics and integration
	- Lightweight and stiff support structure based on Carbon fiber reinforced plastic material
	- Both TPC and DCH and provide sufficient support SET and ETD

## Silicon Strip Modules

- Design with mass production and low cost
	- large number of modules required for the strip detector
- Independent module operation
	- to avoid potential losses caused by one or several modules in the same line
	- each module can be disconnected from the bias line
	- E.g. HV multiplexer switch (MUX) controlled through detector control system (DCS)





### Silicon Strip Sensor

#### **ATLAS ITk Strip**

- AC-coupled n-type implants in p-type (n<sup>+</sup>-in-p) FZ silicon bulk
	- large signal after irradiation compared with p-in-n in current SCT
- n<sup>+</sup>-in-n higher cost  $(20\% 50\%)$  relative to n+-in-p
	- require double-sided processing reduces yield
	- more complicated steps in overall processing
- Strip pitch 75.5µm
	- 1280 readout strips
- On a stave, the stereo angle is achieved by rotating the modules on both sides by 26 mrad
- Chose 6-inch production
	- No large scale production of sensors on a 8-inch production line
	- Cost, schedule and yield would be highly uncertain

#### CEPC

- Microstrip sensors with detection area of  $10x10$  cm<sup>2</sup>,  $50\mu$ m pitch, 200µm thickness
- Two back-to-back single-sided microstrips with 7° stereo angle
- May consider cost-effective technology with less radiation
- 8-inch line to be explored

#### Components of ATLAS ITk Strip Detector



R [mm]



CEPC: > 126

## Strip Module Material Calculation

#### • ATLAS ITk Short Strip Module



#### ASIC for Readout and control electronics system

- Functionality
	- Analogue to digital conversion
	- Zero suppression
	- Sparsification
	- Time stamping
	- control
- Analog front-end circuit
	- CSA: low noise, low power
	- Discriminator for binary readout
	- TOT with energy info to improve space reso.
	- Digital process on chip
	- Buffer length for trigger latency
	- Zero suppression, cluster finder algorithm
	- Command protocol and trigger interpretation compatible' with DAQ
- Time stamp
	- Default time resolution is the BX clock cycle
- Power distribution
	- LV powering scheme based on DC-DC converter
	- Less power dissipation allows lower material budget
- Radiation tolerance
	- ELT layout for analog circuit
	- TMR for digital part

### ATLAS ITk Strip Electronics

- Divide functionality into several ASIC chips
- Adapt to the geometry of sensor and module building



- Key parameters of ABC
	- Manufactured with 130nm CMOS process
	- 256 channels
	- Noise below 1000e- after irradiation
	- Gain ~ $85mV/fC$
	- Average occupancy ~4 clusters per event
	- 12.8us FIFO
	- Data out 160Mbps





### Cost Estimation for ASICs

- Time for ASIC R&D
	- > 3 MPW before the mass production
	- > 3 years of R&D, depends on manpower
- Estimated cost
	- Cost strongly depends on the technology feature size

### Local Support Structure: Stave

- Low mass carbon fibre local support structure
- Embedded Ti cooling pipes with evaporative CO<sub>2</sub>  $(-40^{\circ}C)$
- Copper/Kapton co -cured bus tapes routing electrical services from and to modules
- End-of-Substructure (EoS) card facilitates the transfer of data, power and control signals between the modules and the off -detector system.
- IpGBT chips provide data serialisation
- Versatile optical link (VTRx+) transmit signals to the off-detector system. (VTRx+ converts electrical signal to optical signals )





## Strip Barrel Integration

- Staves will be inserted in four concentric Carbon cylinders
	- 392 barrel staves in total
- Stave insertion demonstrated at RAL using cylinder mockup and stave insertion prototype tooling
- Cylinder 3 and 2 are integrated first with LS module stave



### Barrel Service Module





- The services comprise cooling pipes and associated manifolds, electrical cables and optical fibre
- Each service module supplies 8 staves
- Patch-panels (PP) allow electrical connectors to exit radially
- Kept outside the end-cap radii

#### Roadmap towards TDR Silicon Strip Outer Tracker

- Tracking Performance and System Concept
- Numbers of Staves (SET), Petals (ETD)
- Design of Strip Modules
- Overall Electronics Architecture
- Powering Scheme for Low and High Voltage
- Critical to consolidate a baseline design for silicon strip modules
	- Silicon Strip Sensor
	- ASIC Set for Strip Detector
	- CMOS Strip Sensor as option

Lots of work ahead, but we will get there  $\odot$ 

# Backup

#### CORE costs for ITk Strip Detector



#### ATLAS ITk Strip TDR Contents

#### • 26 Chapters

20

#### • 550 pages

#### **Table of Contents**

#### **Executive Summary**

1 Introduction

#### 2 Motivation and Requirements of the ITk

- 2.1 Status and Deficiencies of Existing Detector
- 2.2 Performance Requirements of the ITk
- 2.2.1 General Conditions
	- 2.2.2 Track Reconstruction Efficiency
	- 2.2.3 Track Resolution
	- 2.2.4 Vertex Reconstruction, b-Tagging and Converted Photons
	- 2.2.5 Large Eta
- 2.3 Further Strip Detector Specific Requirements
	- 2.3.1 Assembly
	- 2.3.2 Performance
	- 2.3.3 Alignment

#### **3** Overview of ITk Layout

- 3.1 Evolution of the ITk Layout
	- 3.1.1 Number of Pixel and Strip Layers
	- 3.1.2 Barrel End-cap Transition Region of the Strip Detector
	- 3.1.3 Barrel End-cap Transition Region of the Pixel Detector
	- 3.1.4 Pixel End-cap Ring System
	- 3.1.5 Choice of the Pixel Lavout
- 3.2 The ITk Layout
	- 3.2.1 Layout of the ITk Strip Detector
	- 3.2.2 Layout of the ITk Pixel Detector
- 3.3 Material Description within the Simulation
- 3.4 Radiation Environment Expectations for the ITk Detector
	- 3.4.1 Radiation Safety Factors
- 4 ITk Performance and Physics Benchmark Studies
- 4.1 Occupancy Studies for the ITk Strip Detector
- 4.2 Tracking Performance
- 4.2.1 Track Reconstruction
- 4.2.2 Number of Clusters on Tracks
- 4.2.3 Tracking Efficiency and Fake Rate
- **4.2.4 Track Parameter Resolutions**
- 4.2.5 System Redundancy
- 4.3 Vertex Finding
	- 4.3.1 Primary Vertex Reconstruction
	- 4.3.2 *b*-tagging Performance
- 4.4 Tracking Performance for electrons, photons, taus, jets and missing transverse energy
	- 4.4.1 Electron Performance
	- 4.4.2 Photon Performance
	- 4.4.3 Tau Performance
	- 4.4.4 Jet and Emiss Performance
- 4.5 Tracking in Dense Environments
	- 4.5.1 Single tau
	- 4.5.2 **Jets in Z'**  $\rightarrow$  tt Events
	- 4.5.3 Displaced Tracks
- 4.6 Physics Benchmark Studies
	- 4.6.1 Production of Higgs-Bosons via Vector-Boson Fusion with Decay to  $WW^{(*)}$
	- 4.6.2 Same-Sign WW production
	- 4.6.3 Higgs Boson to  $\mu\mu$
	- 4.6.4 HH Channels
	- 4.6.5  $Z' \rightarrow t\bar{t}$

#### **5** ITk Silicon Strip Detector Outline

- 5.1 System Concept
- 5.2 Numbers of Staves, Petals and other Components of the ITk Strip Detector
- 5.3 Design of the Strip Modules
- 5.4 Overall Electronics Architecture
	- 5.4.1 Developments for 1 MHz/400 kHz Trigger Rates the ABCStar and **HCCStar**
- 5.5 Powering Scheme for Low and High Voltage

#### **6** Components of the Silicon Strip Modules

- 6.1 The Silicon Strip Sensor
	- 6.1.1 Irradiation Facilities and Methodology
	- 6.1.2 Charge Collection Efficiency after Irradiation
	- 6.1.3 Surface Properties after Irradiation
	- 6.1.4 Lorentz Angle before and after Irradiation
- Tests of Non-irradiated Full Size Prototype Sensors 6.1.5
- **End-Cap Specific Studies** 6.1.6
- 6.1.7 Market Surveys and Sensor Qualification
- 6.2 The ASIC Set for the ITk Strip Detector
	- 6.2.1 The ATLAS Binary Prototype Chip ABC130
	- **ABCStar Specifications** 6.2.2
	- ABC130 Characterisation: Results before and after Irradiation 6.2.3
	- The Hybrid Controller Prototype Chip HCC130  $6.2.4$
	- **HCCStar Specifications** 6.2.5
	- 6.2.6 Irradiation Test of the HCC130
	- Autonomous Monitor and Control Chip AMAC 6.2.7
	- 6.2.8 Testing the Analogue Monitor (AM)
	- 6.2.9 FEAST and upFEAST
- 6.3 Hybrid Design and Prototypes
	- 6.3.1 Barrel Hybrids
	- 6.3.2 End-Cap Hybrids
	- **Hybrid Designs for Star Architecture** 6.3.3
- 6.4 Power Board

 $7.3$ 

7.5

7.6

6.4.1 HV Multiplexer

#### <sup>7</sup> Silicon Strip Modules Assembly and Quality Control

7.1 Module Assembly Steps

7.4 Finalised Module

7.6.5

7.6.6

7.6.1 Silicon Sensor

- 7.1.1 ASIC to Hybrid Gluing
- 7.1.2 Hybrids and Power Board to Sensors
- 7.1.3 Wire-bond Safety
- 7.1.4 HV Backplane Connection
- 7.1.5 End-Cap Specific Details
- **Choice and Qualification of Glues** 7.2
	- **ASICs to Hybrid Glue**  $7.2.1$
	- **Hybrid to Sensor Glue**  $7.2.2$ **Module Material Calculation**
	- 7.2.3 Module to Local Support Glue

Prototype Thermo-Mechanical Modules

7.6.2 Hybrid Production Control

7.6.4 Hybrid & Module Metrology

**Planned Quality Control During Production** 

7.6.3 Hybrid & Module Visual Inspection

7.6.7 Hybrid & Module Electrical Tests

Hybrid & Module Wire-bonding QC

Pass/Fail Grading for Wire-Bonded Hybrids & Modules















