CEPC Silicon Strip Outer Tracker

Xin Shi

with input from China ATLAS ITk Team

18 January 2024

IAS Program on High Energy Physics (HEP 2024)

Outline

- Physics requirements
- Baseline Design from CDR
- Major components
  - Silicon Strip Sensor
  - Readout electronics
  - Mechanics and integration
- Roadmap towards TDR







Physics requirements from CDR

- **Tracking performance**
  - reconstruction efficiency > 99% for 1GeV tracks
  - momentum resolution ~ per mille
- **Lepton ID**
  - ID efficiency > 99%
  - mis-ID rate < 2% for >5GeV isolated leptons
- **Charged kaon ID**: efficiency and purity > 90%
- **Jet and missing energy**: BMR < 4%
- **Flavor tagging**:
  - b-jet tagging efficiency and purity > 80%
  - c-jet tagging efficiency and purity > 60%

Tracking Requirement

- The CEPC detector should have excellent track finding efficiency and momentum resolution
- Expected energy and polar angle distributions of charged particles from the leading SM processes at the Higgs factory operation
  - Wide range cover of energy spectra
- Track finding efficiency better than 99% is required
- Large solid angle coverage essential (|cos(theta)| = 0.99)
  - for large acceptance and
  - for separation of different processes





Baseline Design from CDR

- Silicon External Tracker (SET)
  - Helps in extrapolating from TPC/DCH to Calorimeter
  - Provides hit time-stamps for bunch crossing separation
- Endcap Tracking Detector (ETD)
  - Improves reconstruction with reduced path in TPC/DCH

Area: [m^2]

SET: 53.5, ETD: 9.9

Total: **63.4**

Silicon: > **127**

Detector	Layer	Radius [mm]	+/- z [mm]	Material budget [X0]
SET	Layer3	1811	2350	0.65%
ETD	Disk	Rin: 419.3 / Rout 1822.7	2420	0.65%



Components of SET and ETD with microstrip

- Sensor
  - Microstrip sensors with detection area of 10x10 cm^2, 50μm pitch, 200μm thickness
  - Two back-to-back single-sided microstrips with 7° stereo angle
- Readout electronics
  - Custom designed ASICs with deep sub-micron CMOS technology
  - ADC, zero suppression, sparsification, and possible time stamping
- Power and cooling
  - DC-DC converter to reduce material and power dissipation in delivery system
  - Forced cooling gas flow to provide sufficient head reduction for sensors and electronics
- Mechanics and integration
  - Lightweight and stiff support structure based on Carbon fiber reinforced plastic material
  - Both TPC and DCH and provide sufficient support SET and ETD

Silicon Strip Modules

- Design with mass production and low cost
  - large number of modules required for the strip detector
- Independent module operation
  - to avoid potential losses caused by one or several modules in the same line
  - each module can be disconnected from the bias line
  - E.g. HV multiplexer switch (MUX) controlled through detector control system (DCS)



Silicon Strip Sensor

ATLAS ITk Strip

- AC-coupled n-type implants in p-type (n^+-in-p) FZ silicon bulk
  - large signal after irradiation compared with p-in-n in current SCT
- n^+-in-n higher cost (20%-50%) relative to n+-in-p
  - require double-sided processing reduces yield
  - more complicated steps in overall processing
- Strip pitch 75.5μm
  - 1280 readout strips
- On a stave, the stereo angle is achieved by rotating the modules on both sides by 26 mrad
- Chose 6-inch production
  - No large scale production of sensors on a 8-inch production line
  - Cost, schedule and yield would be highly uncertain

CEPC

- Microstrip sensors with detection area of 10x10 cm^2, 50μm pitch, 200μm thickness
- Two back-to-back single-sided microstrips with 7° stereo angle
- May consider cost-effective technology with less radiation
- 8-inch line to be explored

Components of ATLAS ITk Strip Detector



Barrel Layer:	Radius [mm]	# of staves	# of modules	# of hybrids	# of of ABCStar	# of channels	Area [m^2]
L0	405	28	784	1568	15680	4.01M	7.49
L1	562	40	1120	2240	22400	5.73M	10.7
L2	762	56	1568	1568	15680	4.01M	14.98
L3	1000	72	2016	2016	20160	5.16M	19.26
Total half barrel		196	5488	7392	73920	18.92M	52.43
Total barrel		392	10976	14784	147840	37.85M	104.86
End-cap Disk:	**z-pos. [mm]**	**# of petals**	**# of modules**	**# of hybrids**	**# of of ABCStar**	**# of channels**	**Area [m^2]**
D0	1512	32	576	832	6336	1.62M	5.03
D1	1702	32	576	832	6336	1.62M	5.03
D2	1952	32	576	832	6336	1.62M	5.03
D3	2252	32	576	832	6336	1.62M	5.03
D4	2602	32	576	832	6336	1.62M	5.03
D5	3000	32	576	832	6336	1.62M	5.03
Total one EC		192	3456	4992	43008	11.01M	30.2
Total ECs		384	6912	9984	86016	22.02M	60.4
Total		**776**	**17888**	**24768**	**233856**	**59.87M**	**165.25**

CEPC: > 126

Strip Module Material Calculation

- ATLAS ITk Short Strip Module





ASIC for Readout and control electronics system

- Functionality
  - Analogue to digital conversion
  - Zero suppression
  - Sparsification
  - Time stamping
  - control
- Analog front-end circuit
  - CSA: low noise, low power
  - Discriminator for binary readout
  - TOT with energy info to improve space reso.
  - Digital process on chip
  - Buffer length for trigger latency
  - Zero suppression, cluster finder algorithm
  - Command protocol and trigger interpretation compatible with DAQ
- Time stamp
  - Default time resolution is the BX clock cycle
- Power distribution
  - LV powering scheme based on DC-DC converter
  - Less power dissipation allows lower material budget
- Radiation tolerance
  - ELT layout for analog circuit
  - TMR for digital part

ATLAS ITk Strip Electronics

- Divide functionality into several ASIC chips
- Adapt to the geometry of sensor and module building

Acronym	Full Name	Basic functionality	Prototype	Production Chip
ABC	ATLAS Binary Chip	Converts incoming charge signal into hit information	ABC130	ABCStar
HCC	Hybrid Controller Chip	Interface between ABC130 and bus-tape	HCC130	HCCStar
AMAC	Autonomous Monitor and Control Chip	Provides monitoring and interrupt functionality	AMAC-I	AMAC-II
FEAST	FEAST	Synchronous Step-Down Buck DC/DC converter	FEAST	upFEAST

- Key parameters of ABC
  - Manufactured with 130nm CMOS process
  - 256 channels
  - Noise below 1000e- after irradiation
  - Gain ~85mV/fC
  - Average occupancy ~4 clusters per event
  - 12.8us FIFO
  - Data out 160Mbps





Cost Estimation for ASICs

- Time for ASIC R&D
  - > 3 MPW before the mass production
  - > 3 years of R&D, depends on manpower
- Estimated cost
  - Cost strongly depends on the technology feature size

Local Support Structure: Stave

- Low mass carbon fibre local support structure
- Embedded Ti cooling pipes with evaporative CO_2 (−40°C)
- Copper/Kapton co-cured bus tapes routing electrical services from and to modules
- End-of-Substructure (EoS) card facilitates the transfer of data, power and control signals between the modules and the off-detector system.
- lpGBT chips provide data serialisation
- Versatile optical link (VTRx+) transmit signals to the off-detector system. (VTRx+ converts electrical signal to optical signals)





Strip Barrel Integration

- Staves will be inserted in four concentric Carbon cylinders
  - 392 barrel staves in total
- Stave insertion demonstrated at RAL using cylinder mockup and stave insertion prototype tooling
- Cylinder 3 and 2 are integrated first with LS module stave



Barrel Service Module





- The services comprise cooling pipes and associated manifolds, electrical cables and optical fibre
- Each service module supplies 8 staves
- Patch-panels (PP) allow electrical connectors to exit radially
- Kept outside the end-cap radii

Roadmap towards TDR Silicon Strip Outer Tracker

- Tracking Performance and System Concept
- Numbers of Staves (SET), Petals (ETD)
- Design of Strip Modules
- Overall Electronics Architecture
- Powering Scheme for Low and High Voltage

- Critical to consolidate a baseline design for silicon strip modules
  - Silicon Strip Sensor
  - ASIC Set for Strip Detector
  - CMOS Strip Sensor as option

Lots of work ahead, but we will get there ☺

Backup

CORE costs for ITk Strip Detector



ATLAS ITk Strip TDR Contents

- 26 Chapters
- 550 pages

Table of Contents

Executive Summary

1 Introduction

2 Motivation and Requirements of the ITk
- 2.1 Status and Deficiencies of Existing Detector
- 2.2 Performance Requirements of the ITk
  - 2.2.1 General Conditions
  - 2.2.2 Track Reconstruction Efficiency
  - 2.2.3 Track Resolution
  - 2.2.4 Vertex Reconstruction, b-Tagging and Converted Photons
  - 2.2.5 Large Eta
- 2.3 Further Strip Detector Specific Requirements
  - 2.3.1 Assembly
  - 2.3.2 Performance
  - 2.3.3 Alignment

3 Overview of ITk Layout
- 3.1 Evolution of the ITk Layout
  - 3.1.1 Number of Pixel and Strip Layers
  - 3.1.2 Barrel – End-cap Transition Region of the Strip Detector
  - 3.1.3 Barrel – End-cap Transition Region of the Pixel Detector
  - 3.1.4 Pixel End-cap Ring System
  - 3.1.5 Choice of the Pixel Layout
- 3.2 The ITk Layout
  - 3.2.1 Layout of the ITk Strip Detector
  - 3.2.2 Layout of the ITk Pixel Detector
- 3.3 Material Description within the Simulation
- 3.4 Radiation Environment Expectations for the ITk Detector
  - 3.4.1 Radiation Safety Factors

4 ITk Performance and Physics Benchmark Studies
- 4.1 Occupancy Studies for the ITk Strip Detector
- 4.2 Tracking Performance
  - 4.2.1 Track Reconstruction
  - 4.2.2 Number of Clusters on Tracks
  - 4.2.3 Tracking Efficiency and Fake Rate
  - 4.2.4 Track Parameter Resolutions
  - 4.2.5 System Redundancy
- 4.3 Vertex Finding
  - 4.3.1 Primary Vertex Reconstruction
  - 4.3.2 b-tagging Performance
- 4.4 Tracking Performance for electrons, photons, taus, jets and missing transverse energy
  - 4.4.1 Electron Performance
  - 4.4.2 Photon Performance
  - 4.4.3 Tau Performance
  - 4.4.4 Jet and $E_{\mathrm{T}}^{\mathrm{miss}}$ Performance
- 4.5 Tracking in Dense Environments
  - 4.5.1 Single tau
  - 4.5.2 Jets in $\mathbf{Z}' \rightarrow \mathbf{t\bar{t}}$ Events
  - 4.5.3 Displaced Tracks
- 4.6 Physics Benchmark Studies
  - 4.6.1 Production of Higgs-Bosons via Vector-Boson Fusion with Decay to $WW^{(*)}$
  - 4.6.2 Same-Sign WW production
  - 4.6.3 Higgs Boson to $\mu\mu$
  - 4.6.4 HH Channels
  - 4.6.5 $Z' \rightarrow t\bar{t}$

5 ITk Silicon Strip Detector Outline
- 5.1 System Concept
- 5.2 Numbers of Staves, Petals and other Components of the ITk Strip Detector
- 5.3 Design of the Strip Modules
- 5.4 Overall Electronics Architecture
  - 5.4.1 Developments for 1 MHz/400 kHz Trigger Rates - the ABCStar and HCCStar
- 5.5 Powering Scheme for Low and High Voltage

6 Components of the Silicon Strip Modules
- 6.1 The Silicon Strip Sensor
  - 6.1.1 Irradiation Facilities and Methodology
  - 6.1.2 Charge Collection Efficiency after Irradiation
  - 6.1.3 Surface Properties after Irradiation
  - 6.1.4 Lorentz Angle before and after Irradiation
  - 6.1.5 Tests of Non-irradiated Full Size Prototype Sensors
  - 6.1.6 End-Cap Specific Studies
  - 6.1.7 Market Surveys and Sensor Qualification
- 6.2 The ASIC Set for the ITk Strip Detector
  - 6.2.1 The ATLAS Binary Prototype Chip ABC130
  - 6.2.2 ABCStar Specifications
  - 6.2.3 ABC130 Characterisation: Results before and after Irradiation
  - 6.2.4 The Hybrid Controller Prototype Chip HCC130
  - 6.2.5 HCCStar Specifications
  - 6.2.6 Irradiation Test of the HCC130
  - 6.2.7 Autonomous Monitor and Control Chip AMAC
  - 6.2.8 Testing the Analogue Monitor (AM)
  - 6.2.9 FEAST and upFEAST
- 6.3 Hybrid Design and Prototypes
  - 6.3.1 Barrel Hybrids
  - 6.3.2 End-Cap Hybrids
  - 6.3.3 Hybrid Designs for Star Architecture
- 6.4 Power Board
  - 6.4.1 HV Multiplexer

7 Silicon Strip Modules Assembly and Quality Control
- 7.1 Module Assembly Steps
  - 7.1.1 ASIC to Hybrid Gluing
  - 7.1.2 Hybrids and Power Board to Sensors
  - 7.1.3 Wire-bond Safety
  - 7.1.4 HV Backplane Connection
  - 7.1.5 End-Cap Specific Details
- 7.2 Choice and Qualification of Glues
  - 7.2.1 ASICs to Hybrid Glue
  - 7.2.2 Hybrid to Sensor Glue
  - 7.2.3 Module to Local Support Glue
- 7.3 Module Material Calculation
- 7.4 Finalised Module
- 7.5 Prototype Thermo-Mechanical Modules
- 7.6 Planned Quality Control During Production
  - 7.6.1 Silicon Sensor
  - 7.6.2 Hybrid Production Control
  - 7.6.3 Hybrid & Module Visual Inspection
  - 7.6.4 Hybrid & Module Metrology
  - 7.6.5 Hybrid & Module Wire-bonding QC
  - 7.6.6 Pass/Fail Grading for Wire-Bonded Hybrids & Modules
  - 7.6.7 Hybrid & Module Electrical Tests

8 Strip Module Test Results **165**
8.1 Overview of Tested Prototypes 165
8.2 Irradiation of Module Prototypes 166
8.2.1 Proton Irradiation 167
8.3 Test Beams 168
8.3.1 Test Beam Setup 169
8.4 Results of Electrical Tests and Test Beam 170
8.4.1 Noise Measurements 170
8.4.2 Electrical Characterisation of ABC130 Barrel Modules 171
8.4.3 Electrical Performance after Irradiation 173
8.4.4 Test Beam Results 175
8.5 Expected End-of-Lifetime Performance 179
8.6 Comparison of ABC130 Results between various Testing Sites 181

9 Local Supports: Staves and Petals **183**
9.1 Requirements and Overview 183
9.1.1 Requirements for the Operation of Modules in ATLAS 184
9.1.2 Requirements for the Integration of the Strip Tracker 187
9.1.3 Requirements for the Mounting of Modules 187
9.1.4 Local Support Requirements Summary 189
9.2 Details of the Design 189
9.2.1 Local Support Cores 189
9.2.2 Stave Specifics 192
9.2.3 Petal Core Design 193
9.2.4 Estimated Radiation Length 194
9.3 Electrical Concept 194
9.3.1 Bus-tape 196
9.3.2 Grounding and Screening 198
9.3.3 Slow Control 198
9.4 Thermal Finite Element Analysis 198
9.5 Local Support Core Assembly 202
9.5.1 Cooling-Loop Production 203
9.5.2 Co-Curing Assembly 204
9.5.3 Core Assembly Tooling 204
9.5.4 Core Assembly Steps 206
9.6 Module Loading 207
9.6.1 Requirements 207
9.6.2 Module Loading Tooling 207
9.6.3 Optical Table 208
9.6.4 Module Loading Bridges 208
9.6.5 Post-Mounting Survey 209
9.6.6 Transport for Integration 209
9.6.7 Differences in Petal Geometries 210
9.7 Test Results 211
9.7.1 Stave Core Mechanical Performance 211
9.7.2 Petal Core Flatness 212
9.7.3 Stave Core Prototype Flatness 212
9.7.4 Long-Term Stability 212
9.7.5 Thermo-Mechanical Prototypes 214
9.7.6 Module-Mounting Glue Studies 218
9.7.7 Data Transmission Tests 219
9.8 Quality Control in Production 222
9.8.1 Cooling Loop QC 223
9.8.2 Bending Stiffness 223
9.8.3 Thermal Imaging 223
9.8.4 Delamination 224
9.8.5 Flatness 224
9.8.6 Stave Core Electrical Measurements 224
9.8.7 Bus Tape Measurements 224

10 Strip Detector Global Support **227**
10.1 Requirements and Targets 228
10.2 Interactions between Sub-Systems 229
10.3 Barrel Structures 229
10.3.1 Cylinders 230
10.3.2 Barrel Cylinder Interlinks 232
10.3.3 FEA Design of Barrel Structure 234
10.3.4 Subsystem Performance 236
10.4 End-Cap Structure 237
10.4.1 End-Cap Disks 237
10.4.2 End-Cap Inner Tube and Stiffening Disk 241
10.4.3 End-Cap Rail System 242
10.4.4 Results of FEA for the End-Cap Structure 244
10.4.5 End-Cap Assembly Procedure 245

11 Integration of the ITk Strips **249**
11.1 Barrel Integration 249
11.2 End-Cap Integration 253
11.3 Testing during Integration 255
11.3.1 Barrel Test at Surface Building SR1 255
11.3.2 End-Cap Test 256
11.3.3 End-Cap Tests during Integration 257
11.3.4 Test of Cooling Pipes 258
11.3.5 Laboratory Requirements for the System Tests 258
11.3.6 Cold Testing during Integration 258
11.4 Service Modules Design 260

11.4.1 Sealing the End of the Service Module 260
11.4.2 Barrel Service Modules 262
11.4.3 End-Cap Service Module 265

12 On-Detector Control and Read-Out Electronics 269
12.1 The End-of-Substructure Card (EoS) 269
12.1.1 The lpGBTx ASIC 271
12.1.2 High-Speed Optical Driver VTRx+ 272
12.2 Detector Control System 273
12.2.1 Common Interlock 273
12.2.2 Common Monitoring 274
12.2.3 ITk Strip Detector Interlock and Monitoring 275
12.3 The Optical Links 275
12.4 Quality Control 276
12.4.1 EoS Card 276
12.4.2 Opto-electronics Quality Control 276

13 Production Model for the ITk Strip Detector 277
13.1 Production Model Infrastructure 277
13.1.1 Work Breakdown Structure 278
13.1.2 Assembly Clusters 278
13.1.3 Division of Responsibilities and Reporting Lines 278
13.2 Global Production Plan 280
13.2.1 Product Flowchart 280
13.2.2 Item Flow between Production Sites 280
13.2.3 Production Sites 281
13.3 Production Rates of High Volume Items 283
13.3.1 Item Rate Estimations 284
13.3.2 Re-Works 287
13.4 Production Readiness 287
13.4.1 Documentation 288
13.4.2 Storage, Transport and Tracking 288
13.4.3 Site Qualification 290
13.5 Production Database 291
13.5.1 Methodology 291
13.5.2 Key Features of the ITk Production Database 292
13.5.3 Serial Numbers 292
13.6 Test Beam Studies at Pre- and Production Phase 295
13.6.1 Test Beam of Pre-production Components 295
13.6.2 Cosmic Ray Test Stand for Petals and Staves 296
13.6.3 Tests of a Detector Segment 296
13.6.4 Test Beams during Production 296

14 ITk Strip Detector Reliability Testing 297
14.1 Quality Assurance and Reliability 297
14.1.1 Common Voltage and Temperature Tests for all Objects 298
14.1.2 QA for the Strip Sensors 299
14.1.3 QA for the ASICs 300
14.1.4 QA for the Hybrids 300
14.1.5 QA for the Modules 300
14.1.6 QA for the Bus Tapes 301
14.1.7 QA for the Local Supports 301
14.1.8 QA for Optoelectronics 302
14.2 Radiation Testing during Production 303

15 Overview and Status of the ITk Silicon Pixel Detector 305
15.1 Modules 306
15.1.1 Introduction and Requirements 306
15.1.2 Planar Pixel Sensor Technologies 309
15.1.3 3D Pixel Sensor Technologies 311
15.1.4 Pixel Front-End Electronics 313
15.1.5 Interconnection Technologies 317
15.1.6 Module Assembly and Prototyping 321
15.1.7 CMOS Pixel Detectors 322
15.2 Local Supports 324
15.2.1 Introduction 324
15.2.2 Requirements and Specifications 325
15.2.3 Qualification Process for the Barrel Local Supports 330
15.3 Design of the Local Supports 333
15.3.1 Barrel Candidates for the Extented Layout 333
15.3.2 Barrel Candidates for the Inclined Layout 335
15.3.3 Local Support Design for the End-Cap 337
15.3.4 Electrical Services 340
15.4 Powering 342
15.5 Detector Control System and Interlocks 345
15.6 Data Acquisition and Transmission 345
15.6.1 Read-Out Simulation Studies 346
15.6.2 Bandwidth Estimations 347
15.6.3 Link Architecture 348
15.6.4 General Read-Out 352
15.7 Global Pixel Mechanics 353

16 Off-Detector Electronics, Read-Out and Control 355
16.1 FELIX 357
16.1.1 FELIX Functions 358
16.2 Data Handler 361

16.2.1 Stand-Alone Local Running 361
16.2.2 Fragment Merging 362
16.2.3 Register Read-Back 362
16.2.4 Event Integrity Checking (High Level) 362
16.3 Local Trigger Interface - LTI 362
16.3.1 Local Triggers and Other Broadcast Signalling 363
16.3.2 Busy 363
16.4 The ITk Controller 363
16.5 Calibration 363
16.6 Monitoring 364
16.6.1 Collect and Analyse Physics Monitor Data 365
16.6.2 Triggers that are not Useful for Data Analysis 365
16.7 Track-Trigger Option 365
16.7.1 FELIX L1Track Pre-Processor 366
16.8 Strip Detector Specific Off-Detector Electronics 366
16.8.1 Strip Detector Architecture 366
16.8.2 Strip Detector-FELIX 367
16.8.3 Calibration 368
16.8.4 Bandwidth 369
16.8.5 Latency 371
16.8.6 Track-Trigger Considerations 373

17 ITk Powering and Cables 375
17.1 Power Dissipation in the ITk Strip Detector 375
17.2 Overview of Powering the ITk Strip Detector 377
17.3 Overview of Powering the ITk Pixels 379
17.4 Power Requirements for the ITk Strip Detector 381
17.5 Power Supply Options 381
17.6 Cabling Options 383
17.7 Grounding and Shielding across ITk and its Interconnection to ATLAS 387
17.8 Fibre Cables 389

18 Common ITk Mechanics 391
18.1 Support Hierarchy of the ITk 392
18.2 Outer Cylinder and Structural Bulkheads 394
18.3 ITk Barriers 396
18.3.1 Neutron Polymoderator 396
18.3.2 Humidity Barrier 396
18.3.3 Faraday Cage 397
18.4 Installation at CERN 398
18.5 End-cap Reception and Full System Testing at CERN 399

19 ITk Cooling 401
19.1 Requirements 401
19.1.1 The 2PACL Loop and Operational Experience 402
19.2 Layout and Distribution System 404
19.3 Cooling Plants 406
19.4 Pipework to PP2 (Type III) 407
19.5 Cooling at PP2 408
19.6 Type II Pipes and Warm Nosing 409
19.7 Control 410

20 Decommissioning of the Current ATLAS Inner Detector 411
20.1 Baseline Decommissioning Process 412
20.1.1 Assumptions 412
20.1.2 Decommissioning Steps 413
20.1.3 Removed Items and Condition of ATLAS after the Removal of the ID and Associated Infrastructure 414
20.1.4 Radiation Environment for ID Decommissioning 414
20.2 Decommissioning Procedures and Tooling 415
20.2.1 Development of Procedures 415
20.2.2 Tooling Custody, Archival, and Database 416
20.3 Schedule for Planning, Preparation and Decommissioning 416

21 Installation 417
21.1 Overview over the ATLAS Area 417
21.2 ATLAS Opening Configuration and Infrastructure 418
21.3 Preparations of the Cryostat before the ITk Insertion 419
21.3.1 Installation of Rails 419
21.4 ITk Transport 421
21.4.1 Crane Operation 422
21.4.2 Rotation and Translation 426
21.4.3 Insertion of ITk into the Cryostat 426
21.5 Radioprotection and Personal Safety during Installation 430

22 Access Scenarios and Configurations 433
22.1 Short Access 433
22.2 Technical Stop 434
22.3 Standard Opening 434
22.4 Large Opening 434
22.5 Constraints related to ITk Maintenance 435
22.6 Constraints related to ITk Maintenance 437
22.6.1 Standard Opening 437
22.7 Large Opening 438
22.8 Considerations concerning the Radiation Simulations 438

23 ITk Management 441
23.1 Upgrade Project Organisation 441
23.2 The ITk Project Overview, the Role of the ITk Project Leader and the ITk Steering Committee 441
23.2.1 ITk Steering Committee 442
23.2.2 Selection Procedures for Leadership Positions 443
23.3 The ITk Institute Board 443
23.4 Pixel Sub-Project Organisation 444
23.5 Strip Sub-Project Organisation 445
23.6 Common Mechanics Sub-project Organisation 446
23.7 Common Electronics Sub-project Organisation 446
23.8 Simulation and Performance Group 448
23.9 Risk Management 448
23.10 ITk Costing and Finance Group 448
23.11 The ITk Project Support Office 449
23.12 Specifications and Review Procedures 450
23.12.1 Specification Reviews 451
23.12.2 Design Reviews 451
23.12.3 The Final Design Review (FDR) 452
23.12.4 The Production Readiness Review (PRR) 452
23.12.5 Requirements to Start Full Production 453
23.13 ITk Part Production 453

24 Schedule from TDR to Installation 455
24.1 Overall Schedule 455
24.2 Timeline of the ITk Strip Detector 458
24.3 Timeline of the ITk Pixel Detector 458
24.4 Schedule of the Common Structures for the ITk 462
24.5 ITk DAQ Schedule 464
24.6 Interlocks System Schedule 466
24.7 ITk Grounding & Shielding 467
24.8 ITk Pixel and Strip Cables and Powering 468

25 Risk Analysis and Risk Mitigation 469
25.1 Risk Management Plan 471
25.2 Risk Register 471

26 ITk Strip Detector Costing 477
26.1 Costing Structure, current Costing Estimates for Items and Item Cost Uncertainties 477
26.2 Current Cost Estimates including Spending Time Profile 479
26.3 The Path towards the Final Costing for the ITk Strip Detector 481
26.4 ITk Pixel Detector 482
26.5 ITk Common Items 483
26.6 Total Cost of the ITk Detector 484

Bibliography 487

The ATLAS Collaboration 505