



Contribution ID: 33 Contribution code: MON 26

Type: Poster

Porting MADGRAPH to FPGA using High-Level Synthesis (HLS)

Monday 21 October 2024 16:00 (15 minutes)

The escalating demand for data processing in particle physics research has spurred the exploration of novel technologies to enhance efficiency and speed of calculations. This study presents the development of a porting of MADGRAPH, a widely used tool in particle collision simulations, to FPGA using High-Level Synthesis (HLS).

Experimental evaluation is ongoing, but preliminary assessments suggest a promising enhancement in calculation speed compared to traditional CPU implementations. This potential improvement could enable the execution of more complex simulations within shorter time frames.

This study describes the complex process of adapting MADGRAPH to FPGA using HLS, focusing on optimizing algorithms for parallel processing. A key aspect of the FPGA implementation of the MADGRAPH software is reduction of the power consumption, which important implications for the scalability of computer centers and for the environment. These advancements could enable faster execution of complex simulations, highlighting FPGA's crucial role in advancing particle physics research and its environmental impact.

Primary author: GUTIERREZ ARANCE, Hector (Univ. of Valencia and CSIC (ES))

Co-authors: VALERO BIOT, Alberto (Univ. of Valencia and CSIC (ES)); HERVAS ALVAREZ, Francisco (Univ. of Valencia and CSIC (ES)); FIORINI, Luca (Univ. of Valencia and CSIC (ES))

Presenter: GUTIERREZ ARANCE, Hector (Univ. of Valencia and CSIC (ES))

Session Classification: Poster session

Track Classification: Track 5 - Simulation and analysis tools