

Front-end electronics for future calorimetry

ORGANIZATION REPORTMENT COVERED REPORTMENT AND APPLICATION Ch. de LA TAILLE Corfu meeting 2024

Need for electronics

• Better electronics make better detectors or even new detectors (eg trackers, 5D calos, timing)

Importance of electronics : calorimeters

- Large dynamic range (10⁴-10⁵)
- High Precision ~1%
	- Importance of low noise, uniformity, linearity…
	- Importance of calibration
- Resolution : $\sigma(E)/E = a/E (+) b/\sqrt{E (+)} c$

Evolution of calorimetry : « imaging calorimetry »

mega

- 3D calorimetry : eta, phi, Energy
- 4D calorimetry : x,y,z,E
- 5D calorimetry : x,y,z,E,t
	- High granularity=> Millions of channels = $>$ Low power !
		- Power pulsing ~1% for ILC
		- Low power + C02 cooling for CC
	- Energy measurement : Large dynamic range
		- MIP sensitivity => low noise (-0.1 fC)
		- Up to thousands of MIPs (~10 pC)
	- Timing information
		- Nice addition for LC for PID : few ns is enough
		- Crucial for HL-LHC : pileup mitigation, need few tens of ps
	- Embedded electronics vs data out
		- Daisy chain and low power busses for e+e-
		- High speed e/optical links for HL-LHC
	- Radiation levels
		- Negligible at an e+e-
		- Daunting at HL-LHC : >200 Mrad 1^E16N

Need for timing

- Time resolution <50ps required by many experiments/applications keeping low power, large dynamic range ….
- **PET/ Time of Flight** measurements
	- SiPMs, lots of light
	- Time resolution <100ps
- **« 5D Calorimetry » CMS HGCAL**
	- Si PIN diodes : no gain.
	- . Timing ability \sim 50ps (for > 10 mips desirable)
- **Pileup rejuection : MIP timing detectors (ATLAS & CMS)**
	- LGAD sensors : Time performance ~30 ps : To reject Time Pile up events => better particle identification
- **TOF detectors/ PID** (SiPM)
	- MCPs, SiPMs… Few photoelectrons.
	- Time performance \sim 30 ps

aega

Timing optimization : common view

• Jitter due to electronics noise:

dt dV ^J N $\sigma_t^{\;J} = \frac{IV}{dV}$

- also presented as $j = \text{tr } / (S/N)$
- dV/dt prop to BW, N prop to $\sqrt{2}$ BW => jitter prop to 1/ $\sqrt{2}$ W
- \Rightarrow « the faster the amplifier the better the jitter ? »
- \Rightarrow « High speed preamps need to be low impedance (50 Ω or less) »

NB : $\text{tr} = \text{t}_{10-90\%} = 2.2 \text{ tau}$. f_{-3dB} = 1/2πtau = 0. 35 / t_{10-90%} ${\rm f}_{\rm -3dB}$ = 1 GHz <-> ${\rm t}_{\rm 10\text{-}90\%}$ = 300 ps 1 $ps = 300 \mu m$ in vacuum

Detector impedance and input voltage

- 1 GHz, Cd=few tens of pF, input signal width <1ns
- Cd>1 pF, Zs@1GHz dominated by Cd
- Rise time: tr= td when td<< $R_S C_d$ and tr= $R_S C_d$ when td $>> R_{S} C_{d}$

 $V_{in(t)}$ if $td \gg CdRs$

 Cd .Rs

max= Rs.I Current sensitive

Examples of pulse shapes

- SiPM pulse : Q=160 fC, Cd=100 pF, L=0-10 nH, R_{PA}=5-50 Ω
- Sensitivity to parasitic inductance
- Choice of R_{PA} : decay time, stability
- Small R_{PA} not necessarily the fastest
- Convolve with current shape... (here delta)

mega

Jitter optimization

• Jitter is given by [details in backup] :

$$
\sigma_t^{\,J} = \frac{N}{dV/dt} = \frac{e_n}{\sqrt{2t_{10-90_PA}}} \frac{C_d \sqrt{t_{10-90_PA}^2 + t_d^2}}{Q_{in}} = \frac{e_n C_d}{Q_{in}} \sqrt{\frac{t_{10-90_PA}^2 + t_d^2}{2t_{10-90_PA}}} \qquad \qquad \frac{t_{13}^2}{\frac{9}{2}t_{14}}.
$$

• Optimum value: $t_{10-90\text{ PA}}= t_d$ (current duration)

d in $\sigma_t^J = \frac{e_n C_d}{Q} \sqrt{t_d}$ Q_{in} V^a $e_n C_d$ $\sigma_t = \frac{c_n d}{2} \sqrt{t_d}$

Cd: detector capacitance t_{10-10-PA} : rise time of the PA t_d drift time of the detector e_n preamp noise density

- Gives ps/fC as scales with 1/Qin
- Electronics noise e_n given by the input transistor transconductance g_m :

$$
e_n = \sqrt{\frac{2kT}{g_m}} \approx \frac{2kT}{\sqrt{qI_D}}
$$

Examples : expectations and measurements

- NA62 tracker : PIN diode thickness 300 µm A=0.09 mm²
	- C_d = 0.1 pF e_n = 11 nV/ \sqrt{Hz} t_d = 3 ns σ = 60 ps/Q(fC)
	- 1 MIP = 3 fC => σ = 20 ps/#MIP (~60-200 ps measured)
- CMS HGCAL : PIN diode thickness 300 µm A=25 mm²
	- $-C_d = 8$ pF $e_n = 1$ nV/ \sqrt{Hz} t_d = 3 ns $\sigma = 420$ ps/Q(fC)
	- -1 MIP = 3.8 fC => σ = 110 ps/#MIP (~200 ps measured)
-
- ATLAS HGTD : LGAD diode thickness 50 µm A= 2 mm² $G = 10$
	- $-$ C_d = 2 pF e_n = 2 nV/ \sqrt{Hz} t_d = 0.5 ns σ = 50 ps/Q(fC)
	- 1 MIP = 5 fC (G=10) => σ = 10 ps/#MIP (~40 ps measured)
- SiPM $G = 1^E 6$
	- C_d = 300 pF e_n = 1 nV/ \sqrt{Hz} t_d = 100 ps σ = 3 ns/Q(fC)
	- $1 pe = 160 fC \Rightarrow σ = 20 ps/$ #pe (~60 ps measured)

eaa

- DRD1 : gas detectors
- DRD2 : liquid detectors
- DRD3 : semiconductors
- DRD4 : photon detectors
- DRD5 : quantum
- DRD6 : calorimetry
- DRD7 : electronics

DRD6 (calorimetry) readout schemes

- CALICE SKI/SPI/HARDROC, FLAME, CMS HGCROC, FCC LAr, FATIC…
- Challenges : #channels, low power, digital noise, data reduction
- Off-detector electronics : fiber/crystal readout
	- Wavefrom samplers : DRS, Nalu AARD, LHCb spider…
	- Challenges : low power, data reduction
- Digital calorimetry : MAPs, RPCs…
	- DECAL, ALICE FOCAL, CALICE SDHCAL
	- MAPS for em CAL : eg ALPIDE ASIC for FOCAL, DECAL…
	- Challenges : #channels, low power, data reduction

Digital calorimetry

- Hadronic : e.g. CALICE RPCs or µmegas
	- $-$ ~1 cm² pixels, low occupancy, ~1 mW/cm² (unpulsed)
	- Performance improvement with semi-digital architecture
	- Timing capability can be added
- Electromagnetic : e.g. DECAL, ALICE FOCAL…
	- Based on ALPIDE : $(30 \mu m)^2$ pixels, high occupancy, ~ 100 mW/cm², slow
	- $-$ To be compared with embedded electronics \sim 10 mW/cm²
	- Most power in digital processing \Rightarrow would benefit a lot from \leq 28 nm node
	- Semi-digital and/or larger pixels couldl be an interesting study
- Upcoming R&D
	- Power reduction, dead area minimization
	- Coping with high occupancy, managing data bandwidth

Waveform sampling

- Switched capacitor arrays (DRS4, Nalu, SPIDER…)
	- Pulse shape analysis
	- High accurcay timing, digital CFD
	- Sizeable power to provide GHz BW on large capacitance
	- large data volume
- Often used in off-detector electronics
	- Space and cooling available
	- Small/medium size detector readout and/or characterization
	- See LHCb calorimeter upgrade
- Upcoming R&D
	- Power reduction, Front-end integration
	- Data bandwitdth
	- Time walk correction, potentially best for ps accuracy

nega

Timing resolution

ega

- Depends on sampling frequency f_s
	- Currently 2-20 Gs/s
- But also on analog bandwidth
	- Currently 0.3-3 GHz
	- Sensitive to stray inductance
	- Needs power to drive capacitive load of SCA

optimized SN

next generation

Design Options

- CMOS process (typically 0.35 ... 0.13 μ m) \rightarrow sampling speed
- Number of channels, sampling depth, differential input
- PLL for frequency stabilization
- Input buffer or passive input
- Analog output or (Wilkinson) ADC
- Internal trigger
- Exact design of sampling cell

eqa

- Different
	- Speed (BW)
	- Depth
- 4 main groups :
	- PSI [S. Ritt et al.] : DRS4
	- NALU [G. Varner et al] : ASoC, HDSoC…
	- IJCLAB [D. Breton et al.] : SAMPIC
	- Chicago [] : PSEC4

Comments

- Trends for SCAs
	- Reduce dead time
	- increase analog bandwidth
	- Increase depth, give more latency
	- Include high speed low noise preamps (NALU…)
- **Comments**
	- Unbeatable for pulse shape analysis or discrimination or if you don't know what you want to measure
	- Ultra low timing measurements (ps)
	- More power hungry than dedicated front-end (many CdV/dt…)
	- rarely affodable for large systems (data volume and power), still several kchannels done (eg MEG2)

Example : MEG2 LXe calorimeter readout

- mega
- 4k channels of SiPM readout with DRS4 waveform sampler [S. Ritt et al.]

Embedded ASICs

- Pioneered with CALICE R&D (SKIROC, SPIROC..)
- Multi-channel charge/time readout
	- Fast preamp
		- Full dynamic range. Possible extension with ToT
	- Fast path for time measurement (ToA)
		- High speed discriminator and TDC
		- Time walk correction with ADC (or ToT)
	- Slow path for charge measurement
		- \sim 10 bit ADC \sim 40 MHz
	- Low power for on-detector implementation (~10 mW/ch) e.g. CMS HGCAL
- Upcoming R&D
	- Power reduction,
	- Auto-trigger, Data-driven readout

CALICE technological prototypes

- R&D on imaging calorimetry (2004-2024)
	- Particle Flow Algorithms *[Brient, Videau et al.]*
	- Electronics crucial (low noise, low power, fully integrated)
	- Several innovative features (power pulsing, SiPM…)
	- Validation of technological prototypes
	- Common R/O features
	- Applied to CMS HGCAL

HGCROC (CMS HGCAL)

Overall chip divided in two symmetrical parts

- Each half is made of:
	- 39 channels: 36 channels, 2 common-mode, 1 calibration
	- Bandgap, voltage reference close to the edge
	- Bias, ADC reference, Master TDC in the middle
	- Main digital block and 3 differential outputs (2x Trigger, 1x Data)

Measurements

- Charge
	- ADC (AGH): peak measurement, 10 bits @ 40 MHz, dynamic range defined by preamplifier gain
	- TDC (IRFU): TOT (Time over Threshold), 12 bits (LSB = 50ps)
	- ADC: 0.16 fC binning. TOT: 2.5 fC binning
- Time
	- TDC (IRFU): TOA (Time of Arrival), 10 bits (LSB = 25ps)

Two data flows

- DAQ path
	- 512 depth DRAM (CERN), circular buffer
	- Store the ADC, TOT and TOA data
	- 2 DAQ 1.28 Gbps links (CLPS)
- Trigger path
	- Sum of 4 (9) channels, linearization, compression over 7 bits
	- 4 Trigger 1.28 Gbps links (CLPS)

Control

- Fast commands
	- 320 MHz clock and 320 MHz commands
	- A 40 MHz extracted, 5 implemented fast commands
- I2C protocol for slow control

Ancillary blocks

- Bandgap (CERN)
- 10-bits DAC for reference setting
- 11-bits Calibration DAC for characterization and calibration
- PLL (IRFU)
- Adjustable phase for mixed domain

Slow control path

- ADC range 0 200 fC
- TOT range 200 fC 10 pC
- Non-linear inter-region
- But 200 ns dead time

mega

Performance : charge measurement

C. de La Taille Corfu 2024 25

HGCROC3: Noise and pedestal measurements

mega

- Measured noise with 47 pF input cap = 0.3 fC (\approx 2000 e-) (0.7 nV / v Hz)
- Very low correlated noise contribution: max 15%
	- Comparable with HGCROC2 even if the digital activity was doubled
- ADC pedestal adjustment done manually with local 6b DAC

Zoom on timing

- \sim 2.5 ns time walk, 13 ps jitter for Q>100fC at Cd = 47 pF
- Fits also well MCPs for PID @EIC (HRPPD)

C. de La Taille Corfu 2024 27

• Good performance in test beam

H2GCROC: SiPM version current conveyor

- **Current conveyor (Heidelberg design) to adapt to Si version**
- **Dynamic range : 50 fC – 300 pC**
- **2 typical gains**
	- o Low gain (Physics mode): **44 fC/ADC gain, 50 fC noise (1.25 ADCu)**
	- o Low gain (1 hysics mode): **14 fo/ADC gain, 30 fo holse (1.25 ADCu)**

	∴easurements in backup slides

	¹ a 200m×
- o **Measurements in backup slides**

100

Charge [pC]

 $\begin{bmatrix}\n 1 & 0.4 \\
 0.4 & 0.4\n\end{bmatrix}$

TOA 0.2

 0.0

50

mega

200

 25_{ps}

150

- Further reduction in power dissipation
- Auto-trigger and data-driven readout
- More SiPM readout
- Addressed in DRD6 proposal

eqa

DRD6 Common readout ASICs proposal [AGH, Omega, Saclay]

- Develop readout ASIC family for DRD6 prototype characterization
	- Inspired from CALICE SKIROC/SPIROC/HARDROC/MICROROC family
	- Targeting future experiments as mentionned in ICFA document (EIC, FCC, ILC, CEPC…)
	- Addressing embedded electronics and detector/electronics coexistence + joint optimization
	- Detector specific front-end but common backend
	- \Rightarrow allows common DAQ and facilitates combined testbeam
- Start from HGCROC / HKROC : Si and SiPM
	- Reduce power from 15 mW/ch to few mW/ch. Lower occupancy, slower speed
	- Allows better granularity or LAr operation
	- Remove HL-LHC-specific digital part and provide flexible **auto-triggered** data payload
	- Extend to MCPs (PID) or HRPPD. First tests with EIC calo/PID
- Several other ASICs R/Os also developed in DRD6 and it is good !
	- FLAME/FLAXE, FATIC…
	- Waveform samplers : commercial or specific (e.g. SPIDER)
	- DECAL

eega

HKROC main features

\Box HKROC is 36 channels: 12 PMTs with High, Medium and Low gain

- \Box Large charge measurement with 3 gains (up to 2500 pC)
- \Box Integrated timing measurements (25 ps binning)
- Readout with high speed links (1,28 Gb/s)
- HKROC is a waveform digitizer with auto-trigger

HKROC: (slow) waveform digitizer with TDC and auto-trigger

\Box HKROC is waveform digitizer working @ 40 MHz

- \Box Number of charge sampling points from 1 to 7
- \Box Fast channel for precise timing (25 ps binning)
- \Box Charge reconstruction algorithm in FPGA
	-

When using 3 gains / PMT (high, medium, low)

- \Box Hit rate capability up to 400 kHz / PMT
- \Box Increased up to 1 MHz by focusing on high gain
	- \Box Dynamic selectable by the user
- \Box Average values only limited by readout speed

HKROC performance

Further steps : CALOROC

- SiPM readout calorimetry : CMS H2GCROC with EIC readout (200 MHz clock and fast commands)
	- SiPM from 500 pF to 2.5 nF (or 10 nF)
	- $-$ ~5-10 mW/channel
- 2 versions : conservative and exploratory
	- Conservative : uses H2GCROC (ADC, TOT) as it is and replaces the backend
	- Exploratory : new analog part (dynamic gain switching).
	- Pin to pin compatible
	- Backend « à la HKROC » : auto-triggered, zero-suppressed
	- 40 MHz internal clocking (ADC, TDCs)
- Could fit FCC SiPM calorimeters
- A Si version would fit FCC Si calorimeter

II. FastIC architecture

D. Gascon et al. (ICCUB) https://indico.cern.ch/event/1214183/contributions/5385308/attachments/2655564/4598975/20230530_FastIC_FAST23.pdf

input stage

– **Current mode**

FASTIC current mode ASIC.

- **8 Inputs:** 8 Single Ended (POS/NEG), 4 differential and summation (POS/NEG) in 2 clusters of 4 channels.
- **3 Output modes:** (1) SLVS; (2) CMOS; and (3) Analog.
- Active analog summation of up to 4 SE channels to improve time resolution

Collaboration of the ICCUB (Univ. Barcelona) and CERN-MIC C. de La Taille Corfu 2024

Input stage "amplifier" < 3 mW/ch

II. FastIC: Linearity of the Energy measurement

- **FastIC** provides a measurement of the **time** and **energy** per channel in two consecutive pulses
	- Based on HRFlexToT ASIC [1]
	- Linear energy by pulse width encoding
		- "Wilkinson ADC-like" conversion
		- Controlled by on-chip state machine

- Linearity error is **below 3%**
	- Saturation is reached at 25 mA of input current.
	- Other operating modes (negative, differential and summation) behaves similarly with a low linearity error.

- **This makes FastIC suitable to different detectors: LYSO/LSO, BGO, Cherenkov, Monolithic, etc**
- Different trigger modes, including cluster trigger for monolithic

VI. FastICPix

Technology choice for mixed signal ASICs

- TSMC 130nm : mixed signal, cheap
	- Very mature technology with good analog performance
	- 2.5 k€/mm² MPW, 300-350 k€/engineering run (20 wafers C4)
	- Perenity ?
- TSMC 65 nm : mixed signal, main stream
	- \sim 2-3 times lower power in digital, similar in the analog (compared to 130n)
	- 5 k€/mm², 700-800 k€/ engineering run
- TSMC 28 nm : digital oriented
	- High density integration (pixels)
	- High performance, lower power digital, similar in the analog
	- 10 k€/mm², 1-1.5 M€/ eng run

130NI

RONA

9 000 000 USD 8 000 000 USD

 $N7$

Mask Set Charges per Node

65NM

■ Série5

40NM

N28

N₁₆

eega

conclusion

ega

- Importance of joint optimization detector/readout electronics
- Trend to reduce power and data volume
	- Pileup will be less of an issue, better granularity will be appreciated !
	- Low occupancy, auto-trigger, data-driven readout
	- Low power ADCs and TDCs (DRD7 with AGH&CEA)
- Picosecond Timing important R&D area
	- PID and/or calorimetry, several new detectors appearing : need R/O
- Next chips at OMEGA will target EIC, DRD1-4-6-7
	- Calorimetry and timing : CALOROC1 and 1A
	- Further R&D needed to bring power down to ~1 mW/ch (Lar)
- Technology choice to be addressed in coordination with other design groups
	- Cost sharing for engineering runs

backup

Chips for EIC : electron-ion collider at BNL

- PID and calorimeters
	- EICROC for AC-LGAD roman pots
	- H(2)GCROC for calorimeters
	- « Event driven » DAQ

SiPM : ADC and TOT readout

- 16bit dynamic range split in 10 bit ADC and 12 bit ToT
- Tests with 2 sizes of SiPM : 2mm² (120 pF) and 9 mm² (560 pF)

