RPC2024 - XVII international Conference on Resistive Plate Chambers and Related Detectors

Santiago de Compostela, 9 - 13 September 2024

On the performance of the novel front-end electronics for the ATLAS BI RPC upgrade at HL-LHC developed in SiGe BiCMOS technology

Luca Pizzimento on behalf of ATLAS muon community



Luca Pizzimento – luca.pizzimento@cern.ch



ATLAS RPC Phase-II Upgrade Overview

HL-LHC increased luminosity and much harsher conditions:

- Luminosity up to 7, $5 \times 10^{34} \ cm^{-2} s^{-1}$
- *Pile-up* (μ) up to 200
- Target: integrate 3000-4000 fb⁻¹ (20 times Run-2)
- In these conditions the actual trigger can record only muons with pt > 50 GeV

2 main upgrades RPC related are in progress for the ATLAS Muon spectrometer Phase-II

• The electronics of the ATLAS RPC currently installed will be replaced

The present electronics does not meet the Phase-2 specification, Readout buffer on the Front-End (FE) will not be used. Full information to be sent to backend and used in the trigger decision

• Installation of a new RPC layer in the Inner Barrel (BI) of ATLAS muon system

New RPC detectors installation in the entire inner barrel to improve the RPC trigger coverage and new sMDT BIS chambers to gain space for new RPC layers

ATLAS RPC Phase-II – **BI project**

The BI project will consist in the coverage of the inner barrel of the ATLAS experiment with 306 triplets made of the new generation of RPC detectors

- More Redundancy ($6 \rightarrow 9$ layers)
- Longer lever arm (2.3 m \rightarrow 4.5 m)
- Increased acceptance $(78\% \rightarrow 96\%)$
- Improved tracking and trigger capability wrt current system
- Good time resolution enabling high-performance TOF

The main challenges to be faced by the RPC BI project:

1. Physical encumbrance



2. Detector rate capability: The ATLAS currently installed RPCs are certified to work at 100 Hz/cm² for 10 years. The measured rate capability of these detectors is around 1 kHz/cm². The actual RPC performance cannot be guaranteed in the harsher conditions of HL-LHC

The new Front-End electronics represents one of the main upgrades for the ATLAS Phase-II RPC

 Improved signal-to-noise ratio which allows the reduction of the average charge per count in the detector of one order of magnitude wrt the currently installed system, leading to an improvement of the rate capability from 1 KHz/cm² to 10 KHz/cm²

BI RPC Challenges – Physical encumbrance & new detector structure

BI RPC singlet layout		Ι.			
12 mm	Insulator 3 mm RPC detector 3.6 mm			ATLAS RPC currently installed	ATLAS New generation RPC
η,η ReadOut	Faraday cage and Ground		Detector	Mono gas gap	Mono gas gap
			Gas Gap width	2 mm	1 mm
RPC triplet layout			Electrode Thickness	1.8 mm	1.3 mm
 3 independent singlets Up to 36 x 8 η FE chs 			Gas Mixture	95% TFE, 4.7% i- C4H10, 0.3% SF6	95% TFE, 4.7% i- C4H10, 0.3% SF6
L			Time Resolution	1 ns	0.4 ns

The available space in the ATLAS muon-spectrometer inner barrel implies mainly:

- Few centimeters space (in the orthogonal direction wrt the beam) for the full detector placement along with most of its services
- Some fully inaccessible zones
- No room for the electronics on the detector phi side due to geometrical factors and impossibility to overlap the detectors

Detector and services structures re-design

Parallel strips readout (second coordinate measured with the time arrival difference at the detector edges)

The time resolution < 100 ps of the TDC embedded in the FE allows the reconstruction of the second coordinate with 1 cm space resolution.

RPC detector and high-radiation environment

The **RPC rate capability** is mainly limited by the current that can be driven by the high resistivity electrodes.



BI Front-End electronics

The FE electronics is realized in a mixed technology of Silicon BJT for the discrete component preamplifier and a full custom ASIC in IHP Silicon-Germanium BiCMOS technology.



Strategy behind the mixed technology in the FE electronics:

- Si BJT seems to be more robust to ESD coming from the RPC detector
 - Possibility to repair broken discrete components
 - ESD protection still included at the input connection with the readout panel



Overall advantages of low-threshold operation:

- Rate capability improvement
- Possibility to work at a reduced detector working current \rightarrow better detector ageing
- Possibility to use environment-friendly gas mixtures not usable otherwise

BI Front-End electronics – Preamplifier

The new preamplifier developed for the RPCs is made in Silicon Bipolar Junction Transistor technology. It is based on the concept of transimpedance amplifier in a configuration which allows to achieve a fast charge integration



- Amplification factor: 3-4 mV/fC
- max equivalent input noise \rightarrow min= 1000; max=2000
- Bandwidth: 100 MHz
- Power consumption: 2 mW/ch

Advantages of this architecture:

- Achieves the integration exploiting the working point outside of the bandwidth and the internal capacitor of the BJT
- Improved radiation hardness due to the chosen architecture

Transimpedance charge amplifier conceptual scheme

Amp(mV)

vmp(mV)

Frequency (MHz)



Input

t(ns)

t(ns)

Output

T(ns)

Front-End electronics – Discriminator

The new full-custom discriminator for high-rate environment is developed by using the Silicon-Germanium HJT technology.

- Limit amplifier concept
- Time-Over-Threshold measurement
- Limit amplifier is chosen considering the charge distribution of the RPC



The principle of SiGe heterojunction bipolar transistor (HJT) allows for an improvement in the transition frequency and a much higher amplification. Those features are particularly suitable for the architecture chosen

Technology	SiGe BiCMOS 130 nm
Minimum threshold	3 mV
Minimum pulse width for linear response	0.5 ns
Bandwidth	100 MHz
Double pulse separation	1 ns
Radiation hardness	$> 10^{13} \frac{n}{cm^2}$

Advantages of this architecture:

- No positive feedback \rightarrow improved stability in terms of self-oscillation
- Minimized dead-time \rightarrow high repeatibility
 - Improved radiation hardness due to the architecture designed

Front-End electronics – Discriminator TOT measurement



Luca Pizzimento – luca.pizzimento@cern.ch

Irradiation measurement performed at the China Spallation Neutron Source (Dongguan) with 10 ASIC samples

TOT measurement to verify proper behaviour after irradiation

Irradiation flux: $10^{13} \frac{n}{cm^2}$ of 90 MeV

After the irradiation no change in the discriminator response

The value of $10^{13} \frac{n}{cm^2}$ has been estimated considering the background of ATLAS and the long-term operation for 10 years

BI Front-End electronics - ASIC Overview

Discriminator

- Limit amplifier
- TDC
 - Voltage Controlled Oscillator (VCO); free running oscillator which defines the TDC time resolution driving the scaler
 - Scaler; 8-bits synchronous counter
 - FlipFlop & Registers; memories which save the status of the TDC scaler when the RPC(latch) signal is provided
- Transmission logic, serializer and transmission protocol

The data communication to the external DAQ is performed with a serial line for each channel which transmits all the informations Manchester encoded to allow for the reconstruction of trigger candidates

ASIC foundry runs:

- September 2020; pre-prototype containing the individual components and several single chain configurations
- March 2021; First prototype with the 8-channels configuration along with the final architecture and the transmission system
- July 2021; Same architecture of the previous foundry run with improved technology (250 nm to 130 nm)
- September 2022; Second prototype with the full configuration, problems fixed
- May 2023; First engineering run. The ASICs have been tested and they are working as expected. Final certification of the full electronics chain ongoing. The yield is more than 95%



BI Front-End electronics - ASIC Overview



BI Front-End electronics - TDC

• Time resolution tunable: 150 - 50 ps rms

- TDC power consumption 5 mW
- VCO frequency range: 1 3 GHz



Advantages of this architecture:

- No PLL, nor any sinchronization needed → reduction in the complexity of the FE
- Easier to reach the desired time resolution of the TDC with reduced power consumption and complexity



Scaler output:

BI Front-End electronics – Voltage Controlled Oscillator

Study of the performance of the VCO as function of the voltage that defines its oscillation frequency (Vctrl) (experimental results)



Irradiation measurement performed at the China Spallation Neutron Source (Dongguan, China) with 10 ASIC samples

Irradiation flux: $10^{13} \frac{n}{cm^2}$ of 90 MeV

After the irradiation no change in the VCO response

The value of $10^{13} \frac{n}{cm^2}$ has been estimated considering the background of ATLAS and the long-term operation for 10 years

BI Front-End electronics - Serial transmission



• The data is encoded using the Manchester coding. The transmission consists of 16 bits of leading and trailing + 2 bits of BC counter and 2 bits of header (Manchester error; 3 semiperiod at 0 and 1 semiperiod at 1) to recognize the beginning of a data word in the receiver and to start the decoding.

The Manchester encoding is a RZ (return to zero) type encoding, which allows a simple clock recovery. The RZ encoding has been chosen, avoiding to recover the clock with a PLL. This was also done considering the 10⁵ transmission lines.

• Each channel has its own independent serial transmission line

TDC performance

- Fixed T0 is provided from the 40 MHz BC clock
- Input signal synchronous with the BC clock with variable delay
- Manchester output has been checked and compared with the discriminator signal taking into account the system timing (fixed T0)



TDC time resolution



- No cut or correction applied
- Sigma RMS 0.08 ns

TDC calibration curve





The delay is measured by multiplying the number of TDC counts times the LSB (0.2 ns).

- The TDC counts are the expected ones for the desired resolution
- This measurement is affected by the noise present in the signal injection system
- Due to the cable lenght there is an offset of around 10 ns

The results show that the system is working as designed



- The novel Front-End electronics for the RPC detector has been developed successfully
- The amplifier and the discriminator have been developed and a minimum threshold of 1fC of injected charge in the FE has been achieved, leading to the desired improvement in the rate capability of the detector (10 kHz/cm2)
- The TDC developed is working as designed reaching a time resolution of < 100 ps

Next step:

• Final certification of the full electronics chain considering also the ATLAS DAQ system

Thank you!!!