

**UNIVERSITYOF** SCHOOL OF PHYSICS AND **BIRMINGHAM ASTRONOMY** 



# Advanced verification methodology in particle physics

M. Krivda for ALICE CTP



**clock**

# Content

- □ Alice trigger system overview
- □ Alice trigger firmware
- $\Box$  The latest firmware upgrades
- □ Advanced verification methodology
	- Vunit
	- OSVVM
- □ Summary

# ALICE system block diagram



Θl

# The trigger-system overview



# CTP firmware structure



# List of firmware types

Production firmware:

- □ CTP logic
- □ LTU logic
- □ LTU\_ITSMFT logic
- □ TICG logic
- □ TTCit logic
	- Common logic -> shared features linked to the main firmwares

Test firmware:

- □ Test\_logic\_kaya
- □ Test\_logic\_fmcctp
- □ Test\_logic\_fmcctpinv
- □ Test\_logic\_fmcs18
- □ Test\_logic\_fmcs18\_and\_IBERT

The latest firmware upgrades

- Added IPbus slaves IPROG and ICAP Recompiled with VIVADO 2023.2
- □ Replacement of RARP with DHCP
- □ Enabled GBT test pattern generator
- $\Box$  IPbus fw 1.13
- □ Extended clusters from 6 to 8
- □ Added 3-rd GBT link in place of OLT9

# Advanced verification methodology for FPGA design

In order to improve a verification of FPGA design we can use **Vunit** and **OSVVM** (both **open source** tools)

- Vunit is a testing framework for VHDL/SystemVerilog
- OSVVM is an advanced verification methodology that defines a VHDL verification framework, verification utility library, verification component library, scripting API, and co-simulation capability that simplifies FPGA verification project

# Vunit

- $\Box$  Reduces the overhead of testing by supporting automatic discovery of test benches and compilation order as well as including libraries for common verification tasks
- Improves the speed of development by supporting incremental compilation and by enabling large test benches to be split up into smaller independent tests
- □ Supporting Continues Integration (CI)

Main features:

- $\Box$  automatic scanning of files for tests, file dependencies, and file changes enable automatic (incremental) (re)compilation and execution of test suites
- $\Box$  Python test suite runner that enables powerful test administration
- Built-in HDL utility libraries (Run library, Assertion checker library, Logging framework, Convenient Data Types, Communication library, Verification Components library and third-party submodules: OSVVM and JSON-for-VHDL

M N

# Vunit



- Vunit commands are available from a simulation tool (in example QuestaSim)
- $\Box$  In example "vunit\_restart" is very useful command to restart whole simulation with changes in a source code

00

### Vunit – test case

```
WAIT UNTIL reset <= '0';<br>WAIT UNTIL falling_edge(clk);
\overline{2}motor start in. switch 1 \leq 1; -- turn on switch 1
4
    FOR i IN 0 TO 4 LOOP
Ę,
      WAIT UNTIL rising edge(c1k);
      WAIT FOR 1 ps;
6
\overline{7}check(expr => motor start out.red led = '1',
8
           \text{msg} => "Expect red led to be ON '1'");
9
10
     check_false(expr => ??motor_start_out.yellow_led,
11msg => result("for yellow led when switch 1 on"));
1213check equal(got
                        => motor start out.green led,
14expected \Rightarrow '0',
                        \Rightarrow result("for green led when switch 1 on"));
15
                ms<sub>E</sub>16
17
      WAIT UNTIL rising edge(clk);
18
      WAIT FOR 1 ps;
19
      check_equal(led_out, STD_LOGIC_VECTOR'("000"),
                result("for led out when switch 1 on"), warning);
20
21END LOOP:
22<sub>2</sub>info("----- TEST CASE FINISHED == ==");
                                                  \mathbf{1}Starting tb lib.motor start tb.switch 1 on output check
                                                  \overline{2}Output file: C:\vunit tutorial\vunit out\test output\tb lib.motor start tb.
                                                      switch 1 on output check 6df3cd7bf77a9a304e02d3e25d028a92fc541cf5\output.txt
                                                  3
                                                  \overline{4}pass (P=1 S=0 F=0 T=1) tb lib.motor start tb.switch 1 on output check (1.1 seconds
                                                  5
                                                  6
                                                      \overline{I}pass tb_lib.motor_start_tb.switch_1_on_output_check (1.1 seconds)
                                                  8
                                                      9
                                                      pass 1 of 1
                                                 1011
                                                      Total time was 1.1 seconds
                                                 12<sub>1</sub>Elapsed time was 1.1 seconds
                                                      =================================
                                                 13
                                                 14
                                                      All passed!
```
https://vhdlwhiz.com/getting-started-with-vunit/

# OSVVM

- $\Box$  A structured transaction-based framework using verification components that is suitable for all verification tasks
- A Model Independent Transaction (MIT) library that defines a transaction API (procedures such as read, write, send, get, …) and transaction interface (a record) that simplifies writing verification components and test cases.
- □ Test cases and verification components written in VHDL
- $\Box$  Test cases that are readable and reviewable by the whole team including software and system engineers.
- □ Test reporting with HTML based test suite reports, test case reports, and logs that facilitate debug and test artifact collection.
- □ Support for continuous integration (CI/CD) with JUnit XML test suite reporting.
- □ Powerful and concise verification capabilities including Constrained Random, Functional Coverage, Scoreboards, FIFOs, Memory Models, error logging and reporting, and message filtering that are simple to use and work like built-in language features.
- $\Box$  A common scripting API to run all simulators including GHDL, NVC, Aldec Riviera-PRO and ActiveHDL, Siemens Questa and ModelSim, Synopsys VCS, and Cadence Xcelium.

O N

# OSVVM Testbench Framework





# Test initialization and finalization

```
ControlProc : process
  begin
     SetAlertLogName("Test UartRx 1");
     SB\leq NewID("SB") ;
     TBID \leq GetAlertLogID ("TB");
     RxID <= GetAlertLogID("UartRx 1");
     SetAlertLogId(SB, "UART SB") ;
     SetLogEnable(PASSED, TRUE) ;
     SetLogEnable(RxID, INFO\ TRUE) ;
     WaitForBarrier (TestDone, \5 ms) ;
□ Each verification component calls GetAlertLogID to allocate an ID
that allows it to accumulate errors separately within the AlertLog
```
data structure

The ControlProc both initializes a test and finalizes a test

# A Simple Directed Test



□ The AffirmIfEqual checks its two parameters. It produces a log "PASSED" message if they are equal and alert "ERROR" message otherwise



 $\Box$  The Check transaction checks received value against the supplied expected value. It produces a log "PASSED" message if they are equal and alert "ERROR" message otherwise



O O

# Model Independent Transactions

- OSVVM improves reusage of interfaces and simplify readability by introducing Model Independent Transactions (MIT)
- $\Box$  Model Independent Transactions observe that many interfaces can be classified as either an address bus interface (AXI, Wishbone, Avalon, X86) or a stream interface (AxiStream, UART, …). For interfaces that fall into one of these categories, OSVVM has defined a set of transactions the interface can support
- $\Box$  The basic set of transactions supported by the different interfaces is shown in a table

```
Address Bus Model Independent Transactions
Write (TransactionRec, X"AAAA", X"DDDD") ;
Read (TransactionRec, X"AAAA", DataOut) ;
ReadCheck (TransactionRec, X"AAAA", X"DDDD") ;
Stream Model Independent Transactions
Send(TransactionRec, X"DDDD") ;
Get (Transactionrec, DataOut) ;
Check (TransactionRec, X"DDDD") ;
Common Directive Transactions
GetTransactionCount(TransactionRec, Count) ;
SetModelOptions(TransactionRec, Option, OptVal) ;
```
# Randomization

- The OSVVM package, RandomPkg, provides a library of randomization utilities
- $\Box$  Example of UART test with normal transactions 70% of the time, parity errors 10% of the time, stop errors 10% of the time, parity and stop errors 5% of the time, and break errors 5% of the time

```
TxProc : process
  variable(RV): RandomPType;
for I in 1 to 10000 loop
  case \left(\mathbb{R}\vee\right)DistInt( (70, 10, 10, 5, 5) ) is
    when 0 \Rightarrow -- Nominal case 70%
      ErrorMode := UARTTB NO ERROR ;
      TxD := (RV)RandSlv(0, 255, Data'length);
    when 1 \Rightarrow -- Parity Error 10\%ErrorMode:= UARTTB PARITY ERROR ;
      TxD := (RV)RandSlv(0, 255, Data'length);
    when \ldots - (2, 3, and 4)
  end case;
  Send(UartTxRec, Data, ErrorMode) ;
end loop ;
```
# OSVVM's Scoreboards



 $\Box$  A scoreboard facilitates checking data when there is latency in the system. A scoreboard receives the expected value from the stimulus generation process and checks the value when it is received by the check process



# Functional Coverage

- $\Box$  If a test uses constrained random, functional coverage is needed to determine if the test did something useful
- $\Box$  A functional coverage is recommended to assure that a directed test actually did everything that was intended
- There are two categories of functional coverage: coverage and cross coverage
	- coverage tracks relationships within a single object. For a UART, were transfers with no errors, parity errors, stop bit errors, parity and stop bit errors, and break errors seen?
	- cross coverage tracks relationships between multiple objects. For a simple ALU, has each set of registers for input 1 been used with each set of registers for input 2 ?
- $\Box$  Functional coverage in OSVVM is implemented as a data structure within a protected type (data protection, encapsulation and abstraction)

O O

# Functional Coverage

```
architecture CR 1 of TestCtrl is
  signal RxCov : CoverageIDType ; -- define coverage object
  \mathcal{L} = \mathcal{L} \times \mathcal{L}begin
 Contract Contract
RxProc : process
  \mathcal{L} = \mathcal{L} \times \mathcal{L}begin
  RxCov \leq NewID("RxCov", TbID) ;
  wait for 0 ns :-- Define coverage model
                                           -- Normal
  AddBins (RxCov, GenBin(1));
                                            -- Parity Error
  AddBins (RxCov, GenBin(3));
  AddBins (RxCov, GenBin(5));
                                            -- Stop Error
  AddBins(RxCov, GenBin(7));
                                          -- Parity + Stop
  AddBins (RxCov, GenBin (9, 15, 1)); -- Break
  for I in 1 to 10000 loop
    Get(RRec, RxD, RxErrorMode);
    Check (SB, (RxD, RxErrorMode));
    ICover (RxCov, RxErrorMode) ; -- Collect functional coverage
  end loop ;
  \mathbf{r} = \mathbf{r} + \mathbf{r}WriteBin(RxCov) ;
                                            -- Print coverage results
```
- $\Box$  "AddBins" is called to construct the functional coverage model
- $\Box$  "Get" is used to retrieve stimulus
- □ "Icover" is called to record the coverage
- $\Box$  "WriteBin" prints the coverage results.

## Code coverage and Functional coverage

- $\Box$  A code coverage (feature available directly in simulation tools) only tracks a code execution. The code coverage cannot track all OSVVM features since the information is not in the code.
- $\Box$  On the other hand, if a design's code coverage does not reach 100% then there are untested items and testing is not done.
- $\Box$  Both, code coverage and functional coverage are needed to determine when testing is done.

### OSVVM alerts

- OSVVM alerts are used to check for invalid conditions on an interface or library subprogram
- □ Alerts report and count errors
- Alerts have the levels FAILURE, ERROR and WARNING.
	- FAILURE level alerts cause a simulation to stop
	- ERROR and WARNING do not cause a simulation to stop



- $\Box$  When a test completes, all errors reported by Alert (and AffirmIf) can be reported using ReportAlerts
- Alerts can be enabled or disabled via SetAlertEnable
- □ The stopping behaviour/of Alert levels can be changed with SetAlertStopCount

-- Turn off Warnings for a verification component SetAlertEnable(UartRxAlertLoqID, WARNING, FALSE) ; -- If get 20 ERRORs stop the test SetAlertStopCount(ERROR, 20) ;

ٮ

90

### Test Reporting

- $\Box$  ReportAlerts to generate a test completion report with PASSED/FAILED
- WriteAlertSummaryYaml to add an alert summary to the build report
- □ WriteAlertYaml to generate a detailed tests alert report
- WriteCovYaml to generate a detailed coverage report

Alert Reports (text based) when using ID based reporting example:



## Test Reporting

### Alert Reports - YAML and HTML example:

#### **TbAxi4\_RandomReadWrite Alert Report**

#### ▼ TbAxi4\_RandomReadWrite Alert Settings



#### ▼ TbAxi4\_RandomReadWrite Alert Results



00

## Test Reporting

Coverage Reports – YAML and HTML example:

#### **Uart7\_Random\_part3 Coverage Report**

#### **Total Coverage: 100.00**

**v UART\_RX\_STIM\_COV Coverage Model** 

Coverage: 100.0

▼ UART\_RX\_STIM\_COV Coverage Settings



#### ▼ UART\_RX\_STIM\_COV Coverage Bins



#### ▼ UART\_RX\_COV Coverage Model

#### Coverage: 100.0

- UART\_RX\_COV Coverage Settings
- ▼ UART\_RX\_COV Coverage Bins



# Summary

- Vunit + OSVVM is very effective tool for a firmware verification
- OSVVM ver. 2024.09 has many advanced features for AXI4 bus
- CI should be added to continuously verify future firmware changes
- An effort to convert Alice trigger firmware to Vunit+OSVVM has started

**27**

# Back-up slides



# ALICE Trigger system

- □ 14 detectors (9 with TTC-PON system, 4 with TTC system, TRD (TTC+PON))
- □ 4 Triggering detectors (FIT, EMC, PHO, TOF; 34 trigger inputs)
- Trigger Input latencies (time from interaction to signal input at CTP)
	- 425 ns (contributing detector FIT)  $\rightarrow$  Interaction (Minimum Bias) trigger
	- 1.2 µs (contributing det. EMC, PHO, TOF)
	- $-6.1 \,\mu s$  (EMC)
- □ Each detector sees only ONE trigger (LM, L0 or L1)
	- Except special cases (PHOS and HMPID)
- $\Box$  Electronics must survive in magnetic field of  $\sim$ 11 mT (rack location near/below the dipole magnet)
- $\Box$  Random jitter on the clock ~10 ps at FEE

# CTP core logic

### **Trigger class = Trigger Condition**  $+$  Trigger Cluster  $+$  **Trigger Vetoes**

- **Trigger class** combines physics interest and readout
	- n 64 classes
	- $\Box$  Important only to triggered detectors
- **Trigger Condition** defines a region of physics interest
	- $\Box$  Any logical function of the trigger inputs
	- $\Box$  Bunch crossing (BC) mask
		- usually corresponds to LHC filling scheme which BC are considered for interaction
- **Trigger Cluster**
	- $\Box$  Group of detectors to be read out up to 18 different clusters
	- $\Box$  Defined by the HB function
- **Trigger Vetoes**
	- $\Box$  Cluster busy = detectors in cluster either in HBr state or in Busy state for triggered detectors
		- Allows a correlation between triggered and continuous detectors
			- » i.e no triggers in HBr frames



# Overall clocking scheme



# CTP readout



3 GBT links:

- R1 Interaction record
- R2 Trigger Class Mask
	- $R3 -$  Counters, HB Decision Record, HBs/BS maps

❑ Trigger Class Record (TCR)

– Trigger Class Mask every BC – 64 bits

• records what type of event was readout

• with CTP Configuration => relation between Trigger Inputs,

Trigger Class and Cluster => which triggered detectors are readout in given BC

### $\Box$  Interaction record (IR)

– Trigger Input Mask every BC – 48 bits

- Luminosity global and bunch by bunch
- With CTP Configuration => cross check of consistency between TCR and IR

O O

# Continuous vs. triggered readout

- **Continuous readout is the main mode of operation**
- Detectors push **continuous stream of data** which are delimited by CTP HeartBeat (HB) triggers
- They must be capable of running in **triggered mode** as well
- ALICE data is divided into **HeartBeat frames** (HBf)
	- Each HBf is 88.92 μs Time to fully read out TPC (length of LHC orbit)
	- 128 (programable) HBf compose a **Time-Frame** (TF)



# Transceivers

#### **TTC-PON**

- Off-the-shelf Passive Optical Network (PON) technology
	- □ Optical Line Terminal (OLT) and Optical Network Unit (ONU)
- Bidirectional, up to 9.6 Gbps downstream
	- $\Box$  200 user bits per bunch crossing
- Communication between **CTP-LTU** and **LTU-CRU**

#### **GBT**

- Gigabit Transceiver
- Radiation harnessed links
- Bidirectional, up to 4.8 Gbps
	- 80 user bits per bunch crossing
- Communication between **LTU-FEE** and **FEE-CRU**

#### **TTC**

- Trigger-Timing-Control developed by RD12 collaboration used till end of Run 2
- Kept for backward compatibility for non-CRU detectors
- 80 Mbps total downstream split in 2 channels (A and B)
	- $\Box$  synchronous trigger bit (in A) and asynchronous payload (in B)
- Communication between **LTU-FEE** (legacy)



# Trigger protocol

- **Trigger message** contains a time identification and a control/state (trigger type)
	- **Event Identification**  44 bits
		- n 32 bits LHC Orbit
		- 12 bits Bunch Crossing in a given Orbit
	- **Trigger Type**  32 bits
		- Specify what happened in a given ID
		- Physics Trigger, Calibration, LHC Orbit, HeartBeat, HeartBeat reject, Start of Run, End of Run etc.
- **TTC-PON + GBT**
	- These 76 bits are sent each BC over PON and GBT
	- In addition PON also contains HB decision record
		- $\Box$  List of HB decisions in a given Time Frame

#### **RD12 TTC**

- 76 bits are asynchronously send over B channel by chopping into 7 TTC words (full transmission takes 308 BC)
	- $\Box$  Due to limited bandwidth only relevant control/states for particular detector are transmitted
		- Physics Trigger, Calibration, Start of Run, End of Run
		- Orbit and Calibration request require channel B resynchronisation with LHC and are broadcasted as short message of 16 bits





